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ABSTRACT
There are hundreds of papers on accelerating sparse matrix vector multiplication (SpMV),
however, only a handful target FPGAs. Some claim that FPGAs inherently perform inferiorly
to CPUs and GPUs. FPGAs do perform inferiorly for some applications like matrix-matrix
multiplication and matrix-vector multiplication. CPUs and GPUs have too much memory
bandwidth and too much floating point computation power for FPGAs to compete. However,
the low computations to memory operations ratio and irregular memory access of SpMV trips
up both CPUs and GPUs. We see this as a leveling of the playing field for FPGAs.
Our implementation focuses on three pillars: matrix traversal, multiply-accumulator design,
and matrix compression. First, most SpMV implementations traverse the matrix in row-major
order, but we mix column and row traversal. Second, To accommodate the new traversal the
multiply accumulator stores many intermediate y values. Third, we compress the matrix to
increase the transfer rate of the matrix from RAM to the FPGA. Together these pillars enable
our SpMV implementation to perform competitively with CPUs and GPUs.
1CHAPTER 1. INTRODUCTION
This dissertation outlines a method to achieve high performance sparse matrix vector mul-
tiplication (SpMV) on the Convey HC-2ex. Although we target one specific platform this
work should port well to other FPGA platforms. In creating our solution, we developed sev-
eral technologies that reach into adjacent domains, including: a new matrix traversal, a new
multiply-accumulator, a new sparse matrix compression algorithm, a new floating point com-
pressing algorithm, and a multi-port memory core.
SpMV is used in a variety of applications including information retrieval [Page et al. (1999)],
text classification [Townsend et al. (2014)], and image processing [Wang et al. (2011)]. Often,
the SpMV operations are iterative or repetitive and consume a large percent of runtime of
applications. For example, the PageRank algorithm uses iterative SpMV for eigenvector esti-
mation.
For the most part, modern CPUs compute SpMV well. On CPUs and most other platforms
SpMV is a memory bound application. So the performance on CPUs will depend on the CPUs
memory bandwidth or the amount of cache on the CPU. Most FPGAs have no where near the
amount of memory bandwidth that current CPU and GPU machines have. The machine we
use (the Convey HC2-ex) has only 19GB/s memory bandwidth per FPGA, whereas current
CPUs have 100 GB/s and current GPUs have 290 GB/s of memory bandwidth. However, this
is a little bit of an oversimplification of the problem.
There is a small niche where FPGAs can excel, even with this handicap. Applications
that use repetitive SpMV operations on large matrices have a chance of performing the best
on FPGAs. When the matrix and vector sizes become large, around 10 million values, CPU
performance drastically decreases. When this happens the CPU experiences a lot of x vector
cache misses. To address this issue many turn to GPUs.
2However, GPUs have an interesting characteristic. In order to achieve good performance,
GPUs expand the storage size of the matrix. FPGA implementations generally do the opposite
and compress the size of the matrix. This means matrices with more than 500 million values
perform badly or do not fit in the GPU’s RAM.
GPUs are stuck between a rock and a hard place [Davis and Chung (2012)]. The rock being
CPUs that compute SpMV on matrices with less than 10 million values well. The hard place
being FPGAs that compute SpMV on matrices with more than 500 million values well or at
least not as badly as CPUs and GPUs.
The Convey HC-2ex has 64GB of coprocessor RAM so computing matrices with up to 5
billion nonzero values is possible. Of course, at some point matrices will become too large for
even this platform and then clusters or unconventional platforms become the only option.
In Chapter 2, we describe the previous approaches to SpMV on CPUs, GPUs and FPGAs.
In Chapter 3, we outline our approach for achieving the best possible SpMV performance on
FPGAs. In Chapters 4, 5, 6, 7, and 8, we discuss our optimizations for FPGAs. In Chapter 9,
we present our high level design and results. In Chapter 10, we conclude the paper.
3CHAPTER 2. BACKGROUND
In its simplest form sparse matrix vector multiplication (SpMV) is the operation y = Ax,
where A is an M × N matrix, x is a vector of length N , and y is a vector of length M .
Consider the example SpMV operation in Equation 2.1. As Equation 2.2 shows, matrix vector
multiplication is a series of dot products.
y1
y2
y3
y4
y5
y6
y7
y8

=

A11 0 0 A14 0 0 A17 0
0 0 0 0 A25 0 0 A28
0 A32 A33 0 0 A36 A37 0
A41 0 0 0 A45 0 0 0
0 0 A53 A54 0 0 A57 A58
0 A62 0 0 A65 0 0 0
0 A72 A73 0 0 A76 0 A78
0 0 A83 A84 A85 A86 0 0


x1
x2
x3
x4
x5
x6
x7
x8

(2.1)
=

A11x1+A14x4+A17x7
A25x5+A28x8
A32x3+A33x3+A36x6+A37x7
A41x1 +A45x5
A53x3 +A54x4 +A57x7 +A58x8
A62x2 +A65x5
A72x2 +A73x3 +A76x6 +A78x8
A83x3 +A84x4 +A85x5 +A86x6

(2.2)
Sparse matrices differ from dense matrices in that they contain mostly (usually more than
99.9%) zeros. This makes the number of non-zeros (nnz) an important measurement of sparse
matrices. In most datasets nnz grows by O(M) instead of O(MN).
4For example, consider the matrix representation of the Facebook friends graph. Each row
contains non-zero values representing friend connections and zero values representing non-
friends, or people you do not know. The sparsity of matrices is usually measured in elements
per row rather than a percent. It makes more sense to say the average user has 300 facebook
friends that to say the average facebook user is friends with 0.00003% of facebook users. And,
the percent sparsity of the matrix will keep growing but the number of non-zero elements per
row will stay relatively constant.
The reader may skip directly to Chapter 3, which discusses our approach to SpMV on
FPGAs, at any point in this chapter. The rest of the chapter discusses implementations of
SpMV and their computation platforms starting with COO format in Section 2.1. Then,
Section 2.2 discusses CPUs, followed by optimizations relevant to CPUs in Sections 2.2.1,
2.2.2, and 2.2.3. Then Section 2.3 discusses GPUs, followed by optimizations relevant to GPUs
in Sections 2.3.1, and 2.3.2. Then Section 2.4 discusses FPGAs, followed by optimizations
relevant of FPGAs in Sections 2.4.2, and 2.4.3. Lastly, Section 2.5 discusses benchmarking the
performance of SpMV.
2.1 Coordinate Format (COO)
Dense matrices can be stored as an array of values. However, if sparse matrices were stored
this way they would require orders of magnitude more space than a simple alternative. (The
facebook matrix would have to store a quintillion (1018) values if stored in dense format.) This
alternative, coordinate format (COO), stores 3 arrays: a row index array, a column index array,
and a value array. By popular convention, row and column indices are 4 byte (32-bit) integers.
Values are either single-precision (32-bit) or double-precision (64-bit) floating point values. For
simplicity, this paper only concerns itself with double precision values. Using the example
matrix, the COO format would be:
ROW: 0, 0, 0, 1, 1, 2, 2, 2, 2, 3, 3, 4, 4, 4, 4, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7
COLUMN: 0, 3, 6, 4, 7, 1, 2, 5, 6, 0, 4, 2, 3, 6, 7, 1, 4, 1, 2, 5, 7, 2, 3, 4, 5
VALUE: A11, A14, A17, A25, A28, A32, A33, A36, A37, A41, A45, A53, A54, A57, A58, A62, A65,
A72, A73, A76, A78, A83, A84, A85, A86
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Figure 2.1: The dataflow is similar for all SpMV implementations. Often the matrix is not
stored in COO format and needs be decoded into each matrix’s column, row and floating point
value. As the dataflow shows, the processor needs the column data before accessing the x
vector data.
You will notice that the elements are traversed in row-major form. Row-major traversal
starts at the left most element of the first row (A11), and then proceeds to the next element on
its right (A14). After arriving at the last element of a row, the next element would be the left
most element in the row below it (A25). We discuss alternate traversals later in this chapter.
Calculating SpMV with this matrix format is straight forward and much faster than if the
whole dense matrix was used. SpMV takes nnz multiplications and nnz−M additions, where
nnz is the number of non-zero values in the matrix and M is the height of the matrix. This
totals 2×nnz−M floating point operations. However, the convention in the field uses 2×nnz
to report performance, which we use to report our performance. The difference is a slight over
estimate of the actual performance, but the difference could be significant if nnz/M (number
of non-zero elements per row) is small.
2.2 CPU
Computing SpMV on any platform follows the dataflow outlined in Figure 2.1. It only takes
a few lines to write an SpMV function in C:
6void spmv(double* y, double* x, int* row, int* column, double* value, int nnz,
int height){
// Zero the y vector.
for(int i = 0; i < height; ++i){
y[i] = 0;
}
// Compute SpMV.
for(int i = 0; i < nnz; ++i){
y[row[i]] = y[row[i]] + value[i] * x[column[i]];
}
}
The sparsity of the matrix causes CPUs to perform below their potential. A recent Intel
publication using 2 Xeon E5-2699 v3 processors show an average performance of 1 TFLOP for
matrix matrix multiplication but Intel publishes an average performance of 27 GFLOPS for
SpMV.
To understand this, look at Equation 2.1 again and count the number of times each value
is accessed (appears in Equation 2.2). The values in the matrix only get accessed once and the
values in the vector only get accessed a couple times. This remains the same for large matrices,
because, as mentioned, the number of non-zero values per row (nnz/M) grows slowly for larger
matrices. This means the computation operations to memory operations ratio is low. Compare
this to matrix-matrix multiplication where the ratio is high and each CPU can perform at 500
GFLOPs, almost the limit of the CPU.
The effect of this small ratio affects the CPU less when everything can fit in cache. In these
cases performance is bounded by the bandwidth of the L3 (top level) cache.
2.2.1 Compressed Sparse Row Format (CSR)
The simplest optimization over COO is compressed sparse row (CSR). This optimization
compresses the row indices. The column and value arrays are the same as they were in COO,
but a compressed row array replaces the row array. In COO, the row array usually does not
7change from one element to the next and when it does it only changes by increasing the index
by one. CSR format stores the traversal index of the first element of each row instead of the
row index of each element. The traversal index equals the number of non-zero elements that
are traversed before the current element is reached. We use the term traversal index to prevent
confusion when mentioning row and column index. This change saves up to 4 bytes per element
or 25% over COO format. The CSR format of the matrix in equation 2.1 is shown:
COMPRESSED ROW: 3, 5, 9, 11, 15, 17, 21, 25
COLUMN: 0, 3, 6, 4, 7, 1, 2, 5, 6, 0, 4, 2, 3, 6, 7, 1, 4, 1, 2, 5, 7, 2, 4, 5
VALUE: A11, A14, A17, A25, A28, A32, A33, A36, A37, A41, A45, A53, A54, A57, A58, A62, A65,
A72, A73, A76, A78, A83, A84, A85, A86
2.2.2 Block Sparse Row Format (BSR)
Matrix compression often take advantage of the clumpy structures of sparse matrices. Block-
ing or register blocking stores dense subblocks of the matrix together. This again reduces the
matrix storage size by storing fewer indices. Some explicit zeros are added to complete the
subblocks.
The block sparse row (BSR) storage format is one such block storage scheme. It stores the
row and column indices of the top left of the block and stores the values of the block in row
major form. This matrix format is usually coupled with a second matrix; meaning the matrix
is the sum of 2 matrices: one in BSR format, the other in CSR or COO. Formats that use the
sum of two smaller matrices are called hybrid formats. We have a pessimistic view of hybrid
formats, because this results in performing SpMV on 2 matrices, both of which are sparser
than the original. Other papers try to minimize this negative effect by minimizing the size of
the second matrix [Wang et al. (2015); Vuduc and Moon (2005)].
The block sparse row format for the example in Equation 2.1 is shown:
ROW: 0, 0, 2, 2, 4, 4, 4, 6, 6, 6
COLUMN: 3, 6, 0, 4, 1, 3, 6, 1, 3, 5
Value: {A14, 0, 0, A25}, {A17, 0, 0, A28}, {0, A32, A41, 0}, {0, A36, A45, 0}, {0, A53, A62, 0},
{A54, 0, 0, A65}, {A57, A58, 0, 0}, {A72, A73, 0, A83}, {0, 0, A84, A85}, {A76, 0, A86, 0}
8Secondary COO Matrix:
ROW: 0, 2, 2, 6
COLUMN: 0, 2, 6, 7
VALUE: A11, A33, A37, A78
This simplified example does not actually save space because of the extra zeros stored,
however, bitmaps can be used instead of storing explicit zero values [Buluc¸ et al. (2011)].
2.2.3 Cache Blocking
CPU optimizations also include changing the matrix traversal for better vector reuse. BSR
does this to a small extent. One method called Cache blocking traverses large subblocks
individually before proceeding to the next block [Nishtala et al. (2007)]. The dimensions of the
blocks are set so that the relevant subsections in the x and y vector fit in cache. This method
has similarities to our row column row (RCR) traversal, introduced later in Chapter 6. Using
the example in Equation 2.1, one method of cache blocking would be to spit the matrix into 4
smaller matrices:
Submatrix 1:
ROW: 0, 0, 2, 2, 3
COLUMN: 0, 3, 1, 2, 0
VALUE: A11, A14, A32, A33, A41
Submatrix 2:
ROW: 0, 1, 1, 2, 2, 3
COLUMN: 6, 4, 7, 5, 6, 4
VALUE: A17, A25, A28, A36, A37, A45
Submatrix 3:
ROW: 4, 4, 5, 6, 6, 7, 7
COLUMN: 2, 3, 1, 1, 2, 2, 3
VALUE: A53, A54, A62, A72, A73, A83, A84
Submatrix 4:
ROW: 4, 4, 5, 6, 6, 7, 7
9COLUMN: 6, 7, 4, 5, 7, 4, 5
VALUE: A57, A58, A65, A76, A78, A85, A86
2.3 GPU
Before discussing storage formats specific to GPUs, it is important to understand GPUs
compute differently than CPUs. To show this let us compare a high end CPU (Intel Xeon
E5-2699 v3) and a high-end GPU (Nvidia Tesla K40). The GPU has a max throughput of
1.66 TFLOPS (double precision). The CPU has a max throughput of 518 GFLOPS (double
precision). The GPU has 1.5MB of cache. The CPU has 45MB of cache. The GPU is a vector
processor making it hard to get good performance on unstructured computation. The GPU
supports up to 30720 threads whereas the CPU supports 36 threads.
When using a COO format based GPU implementation each thread processes nnz/30720
values. Some synchronization occurs to ensure the correct y values are stored. This imple-
mentation performs relatively well due to the good load balancing. However, this format does
hardly any x vector reuse. In fact, if you disable the cache, you get almost identical performance
[Bell and Garland (2008)].
In CSR format, the GPU assigns a thread or a group of threads per row. This method
achieves much better vector reuse and therefore better performance. One way to think about
this is that all the threads start by processing values on the left side of the matrix and proceed
to the right. This means different threads will process elements with the same column index at
around the same time, leading to x values being reused before getting flushed from the cache.
2.3.1 ELLPACK
To enable better performance Bell and Garland (2008) introduced ELLPACK, a storage
format designed for vector processors. ELLPACK stores the same number of values for each
row. Rows with fewer values than the row with the most values are padded with zeros. We
show this packed version of the matrix in Equation 2.3. We do not care about the column
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values associated with padded zeros and mark them with ×.
Matrix
Data =

A11 A14 A17 0
A25 A28 0 0
A32 A33 A36 A37
A41 A45 0 0
A53 A54 A57 A58
A62 A65 0 0
A72 A73 A76 A78
A83 A84 A85 A86

,
Column
Indices =

0 3 6 ×
4 7 × ×
1 2 5 6
0 4 × ×
2 3 6 7
1 4 × ×
1 2 5 7
2 3 4 5

(2.3)
In a CSR implementation each thread computes one row of the matrix. However, the
ELLPACK matrix is stored in column major order. This enables coalescing memory access.
Coalescing memory access essentially means different threads are accessing the same cache
lines. The ELLPACK format for the example would be:
COLUMN: 0, 4, 1, 0, 2, 1, 1, 2, 3, 7, 2, 4, 3, 4, 2, 3, 6, ×, 5, ×, 6, ×, 5, 4, ×, ×, 6, ×, 7, ×, 7, 5
VALUE: A11, A25, A32, A41, A53, A62, A72, A83, A14, A28, A33, A45, A54, A65, A73, A84, A17,
0, A36, 0, A57, 0, A76, A85, 0, 0, A37, 0, A58, 0, A78, A86
Bell and Garland also deal with abnormally large rows by creating a hybrid format and
store the values of rows with too many nonzero values into a second COO matrix.
2.3.2 Block-ELLPACK
ELLPACK has seen a lot of variations in the research literature. We discuss one design that
marries BSR with ELLPACK called BELLPACK [Choi et al. (2010)]. The idea is to combine
the index compression of BSR with the memory coalesing benefit of ELLPACK. In this design,
we take the 2 densest subblocks in every set of 2 rows. The Block-ELLPACK format for the
example in equation 2.1 is shown below:
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Matrix
Data =

[
A14 0
0 A25
][
A17 0
0 A28
]
[
0 A32
A41 0
][
0 A36
A45 0
]
[
0 A53
A62 0
][
A54 0
0 A65
]
[
A72 A73
0 A83
][
0 A76
A85 A86
]

,
Column
Indices =

3 6
0 4
1 3
1 4
 (2.4)
COLUMN: 3, 0, 1, 1, 6, 4, 3, 4
VALUE: A14, 0, 0, A41, 0, A62, A72, 0, 0, A25, A32, 0, A53, 0, A73, A83, A17, 0, 0, A45, A54, 0,
0, A85, 0, A28, A36, 0, 0, A65, A76, A86
Secondary COO Matrix:
ROW: 0, 2, 2, 4, 4, 6, 7
COLUMN: 0, 2, 6, 6, 7, 7, 3
VALUE: A11, A33, A37, A57, A58, A78, A84
2.4 FPGA
Like GPUs, FPGAs compute very differently than CPUs. Although FPGAs usually do
not have an advertised FLOPS performance one can be calculated by creating a matrix matrix
multiplication engine to load on the FPGA. The work in Cappello and Strenski (2013) provided
a reasonable matrix matrix multiplication design and created a 144 GFLOPS engine on a
Virtex-7 X690T. However, they over utilize DSP blocks by 40% by using them for addition
without using the 25×18 multiplier, consequently we believe 200 GFLOPS is achievable on this
FPGA.
Several different HPC FPGA platforms exist. We use the Convey HC-2ex (Figure 2.2). The
basic idea of an FPGA implementation is to design the processor you want and that design can
be loaded on to an FPGA. Since CPUs and GPUs suffer from bad SpMV performance, it is
possible to design an SpMV processor to load on an FPGA and get competitive performance.
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Figure 2.2: Most implementations on the Convey HC-2ex tile the 4 Xilinx Virtex-6 LX760
FPGAs with as many processing elements (PE) as possible. Each Virtex-6 chip connects to
all 8 memory controllers, which enables each chip to have access to all of the coprocessor’s
memory.
For example, memory or RAM blocks are distributed equally across the FPGA meaning
that block RAMs can be located in a multiply-accumulator storing intermediate y values. In
a CPU the ALU (where the floating point computation takes place) has a fixed small amount
of memory (registers) and access to more memory (the cache) is far away and has a higher
latency, making it less practical to store many intermediate y values.
2.4.1 Column Row Traversal
As a way to reduce the number of x vector requests, we view registering intermediate y
values superior to caching x vector values. Let us compare these 2 strategies with our example
matrix.
First, row traversal, for this example assume that the last 4 vector values are stored in
cache and then they are flushed from cache. In this scheme cached x values only get reused
twice in the example. The first reused value is x2 in the term A72x2.
Second, column traversal for every 4 rows, for this example 4 intermediate y values are
registered. This traversal in COO format would be:
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ROW: 0, 3, 2, 2, 0, 1, 3, 2, 0, 2, 1, 5, 6, 4, 6, 7, 4, 7, 5, 7, 6, 7, 4, 4, 6
COLUMN: 0, 0, 1, 2, 3, 4, 4, 5, 6, 6, 7, 1, 1, 2, 2, 2, 3, 3, 4, 4, 5, 5, 6, 7, 7
VALUE: A11, A41, A32, A33, A14, A25, A45, A36, A17, A37, A28, A62, A72, A53, A73, A83, A54,
A84, A65, A85, A76, A86, A57, A58, A78
This method reuses x values 10 times. So, from our view we get 5 times more x vector
reuse for the same amount of on chip memory. CPUs and GPUs have pipelines optimized for
accumulating, so if CPUs play this way they have to lose some pipeline efficiency.
2.4.2 Delta Compression
So far, all the matrix formats store indices as 32-bit values, but this seems wasteful if
we already have some knowledge about the indices. Delta compression stores 1 less than the
distance between indices and can get better index compression than other formats like BSR.
The average number of bits to store a delta value is quite small (discussed in Chapter 6).
Kourtis et al. (2008) introduces delta compression for CPUs. This method stores the delta
values in either 8, 16, 32, or 64 bits. However, we could use completely variable length codes to
store deltas. On CPUs the time to decode the deltas into row and column indices requires a non-
trivial amount of processing time that potentially could be used for floating point operations,
however, FPGAs can dedicate area for decoding. Using Elias gamma coding [Elias (1975)] to
encode (row major traversal) deltas for the example in equation 2.1 is shown:
COMPRESSED ROW: 3, 5, 9, 11, 15, 17, 21, 25
DELTAS: 0, 2, 2, 4, 2, 1, 0, 2, 0, 0, 3, 2, 0, 2, 0, 1, 2, 1, 0, 2, 1, 2, 0, 0, 0
GAMMA CODES: 1, 011, 011, 00101, 011, 010, 1, 011, 1, 1, 00100, 011, 1, 011, 1, 010, 011,
010, 1, 011, 010, 011, 1, 1, 1
2.4.3 Value Compression
The same paper [Kourtis et al. (2008)] also uses value compression, for the matrix values.
The idea is to take advantage of the fact values repeat. The unique values are stored in one
array. Then a second array stores the indices into this array. This is beneficial when the
unique values can fit in the L1 or L2 (lowest level) caches. Again, FPGAs can dedicate area
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Figure 2.3: Unique values in a matrix vs the performance of R3. Matrices with fewer than 256
unique values (only common elements exist) enables R3 format to compress much better. The
’s are outliers due to their size (see Figure 2.5).
for the decoder, and can potentially get better speedup results. Figure 2.3 shows the effect of
easily compressed values on the performance of our previous work R3 [Townsend and Zambreno
(2013)].
2.5 Benchmarking
Now that we have a good background about SpMV, the platforms it can run on and op-
timizations for SpMV, we need a way to determine which implementation performs the best.
This is where benchmarking comes in. However, different matrices can have vastly different
SpMV performance. So a test set of matrices is used (Figure 2.4). In Figure 2.5 we show the
performance of SpMV on CPUs, GPUs and FPGAs. As you can see the performance is very
jumpy from matrix to matrix. Three factors effect the performance: dimension, sparsity, and
values.
The dimension of a matrix are the height (M), the width (N) and the number of nonzeros
values (nnz). These metrics effect different processors differently.
For CPUs, the values nnz and N are important. As Figure 2.5 shows when nnz is large
and the matrix no longer fits in cache it takes a performance hit. It takes a second performance
hit, which the figure does not show, when the width of the matrix (N) and therefore the length
15
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Figure 2.4: The density plots of the matrices used for testing
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of the x vector grows to the point when the x vector also can not fit in cache.
For GPUs, cache plays less of a role. However, two factors conspire against GPUs: the
matrix formats they use and the amount of RAM on GPU boards. The best performing matrix
formats for GPUs, like ELLPACK and Block-ELLPACK, also introduce “0” values and take
up the most memory space. GPU boards currently have at most 12GB of on board RAM
compared to the 128GB or more possible on CPUs. This means as matrices approach and
go beyond 500 million values then GPUs have to use worse performing matrix formats or be
completely unable to perform SpMV.
The M value also plays a role. Recall that the K40 has 30720 threads and ELLPACK uses
1 thread per row. This means the GPU is underutilized when M < 30720.
For FPGA implementations, like R3, our previous SpMV implementation, nnz value plays a
role. The Convey HC-2 has a long memory latency so this meant small matrices (nnz < 64000)
would still take a couple thousand clock cycles to complete or around 0.01ms.
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CHAPTER 3. SpMV on FPGA METHODOLOGY
In the previous chapter, we discussed how others approach computing SpMV on FPGAs
and other processors. We build upon these ideas and add our own. Three pillars emerged
during the design of the hardware description and software: designing the traversal of the
matrix, designing the multiply-accumulator, and designing the matrix compression. Figure 3.1
abstractly illustrates our view that all three pillars need to be in place to achieve competitive
performance. The next three sections describe these pillars and the interactions between them.
3.1 First Pillar: Matrix Traversal
The first pillar, matrix traversal, primarily helps with x vector reuse. Column traversal has
a major effect on vector reuse. Many papers argue that vector caching is the way to achieve x
vector reuse for FPGAs [Umuroglu and Jahre (2014); Nagar and Bakos (2011)]. We disagree.
With the ability to use column traversal in a horizontal subsection of say 1000 rows one can
perfectly reuse vector values in this section. This requires the storage of 1000 intermediate y
values or 8KB. Compare this to caching. Assume there are 10 non-zero elements per row and
assume each vector value gets accessed twice. Then, to achieve good caching the cache must
support 5000 values or 40KB. This also ignores storing the vector indices of the cached values.
So, in this example, storing intermediate values is more than 5 times more space efficient than
x vector caching.
The second advantage of mixing row and column traversal is that it leads to smaller deltas.
In this paper, a delta is the traversal distance between a matrix element and its preceding
matrix element in the traversal. To achieve high x vector reuse and small deltas we use row-
column-row (RCR) traversal. Chapter 4 discusses matrix traversal in detail.
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Figure 3.1: Because different aspects limit the performance of SpMV on FPGAs, no one opti-
mization will lead to significant benefit for SpMV. We identified these three optimizations that
together lead to a significant performance benefit.
3.2 Second Pillar: Multiply-accumulator
The second pillar, the multiply accumulator, has to accumulate multiple rows at a time
to allow different traversals (the first pillar). Several multiply-accumulators exists, but they
rely on row-major traversal. Although, we used pre-existing floating-point cores created by
Flopoco [de Dinechin and Pasca (2011)]. We created an IP core called an Intermediator, which
stores intermediate y values and allows for row-column-row traversal. Chapter 5 discusses the
multiply-accumulator in detail.
3.3 Third Pillar: Matrix Compression
The third pillar, compression, may be the most important for FPGAs. Compression of the
matrix has a large amount of importance, because reading the matrix takes up a majority of
the memory bandwidth. The current view in the SpMV field does not count preprocessing of
the matrix towards the SpMV runtime. This is because SpMV is usually used in iterative and
repetitive methods. We agree with this sentiment. Matrix compression is split into 2 separate
problems: index compression and floating point compression.
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3.3.1 Index Compression
Using deltas to compress indices is the first and easiest step towards this pillar. Many com-
pression implementations try to align variable length encoding to 4 bit or other size boundaries.
We give little regard to boundaries, because we find the added compression to be worth the
extra FPGA space the decoder needs. Chapter 6 discusses delta compression in detail.
3.3.2 Floating Point Compression
Floating point compression is tricky, but has a potential to save large amounts of space and
thus memory bandwidth. Values repeat more than one would expect in matrices [Kourtis et al.
(2008)]. Taking advantage of this repetition is the biggest step towards good compression.
Figure 2.3 in the previous chapter showed how much of an effect this pattern has on the
performance of our previous SpMV implementation, R3. Chapter 7 discusses our new floating
point compression (fzip) in detail.
3.3.3 Multi-port Shared Memory
Because good value compression requires a significant amount of on-chip memory space,
we designed a shared memory IP block. This means instead of using 1 RAM block on each
PE to store the 512 most common floating point values, we use one RAM block per PE to
create a large shared memory to store the 8,192 most common floating point values. Chapter 8
discusses the design of the shared memory IP block.
3.4 High Level Design
Designing high performance reconfigurable computing implementations has a general two
step process, which we follow. First, design one processing element (PE) to solve the problem
(see Figure 3.2). Second, replicate that PE until all the FPGAs are full (see Figure 3.3). In
addition to the PEs, we have a shared memory on the FPGA as well.
The PEs receive instructions through a 1D systolic array. In addition to the execute SpMV
instruction, other instructions load codes onto the FPGA, or access registers. Each PE has 16
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Figure 3.3: Our implementation has one shared memory on each FPGA for storing repeating
values in the sparse matrices.
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registers.
The PE themselves have 2 major components. First, the decoder block that requests the
compressed matrix data and decodes it into row and column indices and floating point values.
Second, the multiply-accumulator, where the actual SpMV computation takes place.
To Parallelize the SpMV computation we split the problem into 64 smaller SpMV compu-
tations each given to one processing element. In hardware we connect each processing element
to an external memory port and a shared memory port. Chapter 8 discusses the high level
design in detail.
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CHAPTER 4. MATRIX TRAVERSAL
It may seem strange for matrix traversal to have its own chapter. However, it plays a
big role in SpMV performance. Primarily, it effects the amount of x vector reuse the FPGA
achieves. Secondarily, it effects the compression of indices. This chapter is organized as follows.
Section 4.1 discusses traversals found in other work. Section 4.2 discusses our row column row
(RCR) traversal and analyzes its performance. Section 4.3 discusses our design of the hardware
to reuse x vector values when using RCR traversal. Section 4.4 discusses our choice for the
subwidth and subheight parameters used in RCR traversal and discusses x vector reuse when
cache lines need consideration.
4.1 Related Work
Most of the work on SpMV using FPGAs use a row-major traversal [Zhang et al. (2009);
Shan et al. (2010); Kestur et al. (2012)]. However, we found two alternate traversals. The
first does column traversal and caches the y vector. The second does something similar to
ELLPACK, storing the matrix in column-major order but processing it in row-major order.
First, The work in Umuroglu and Jahre (2014, 2015) does column-major traversal primarily
to avoid caching the x vector. The secondary reason for column traversal is that the accumulator
is only able to process unique rows in any stage in it’s pipeline, however that is not relevant
to this section. The downside of this approach is that it requires a y vector cache. This work
focuses on configuring the cache to be large enough to prevent cache misses. However, this
necessarily means that larger matrices will see worse performance. So, this cache will not be
particularly efficient for matrices with heights of 100,000 or more.
Second, The work in Fowers et al. (2014) does a traversal similar to ELLPACK to make
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designing the FPGA easier. The design is a mix between ELLPACK and the column row
traversal mentioned in Section 2.4.1. The traversal for the example in Equation 2.1 follows. In
this example we set the subheight to 4. We also mark padded values as ‘×’.
VALUES: A11, A25, A32, A41, A14, A28, A33, A45, A17, A62, A36, A83, A53, A65, A37, A84, A54,
×, A72, A85, A57, ×, A73, A86, A58, ×, A76, ×, ×, ×, A78, ×
The paper does not suggest this helps with x vector reuse. In fact, this paper limits itself
to only matrices where the width (N) is small enough so that the entire x vector can fit on the
FPGA.
Our previous work using column row traversal (from Section 2.4.1) does quite well. In this
case, if we want better x vector reuse, we increase the subheight. However, as we increase the
subheight the values become less ‘clumped’ and we get worse index compression.
4.2 Row Column Row (RCR) Traversal
To keep the larger column heights for better vector reuse, but still achieve small deltas,
we propose row traversal in the column traversal. In other words, row column row (RCR)
traversal. To illustrate, let us look at RCR traversal in the example matrix from Chapter 2 in
Equation 2.1. In the following RCR traversal we set the subheight and subwidth parameters
to 4 and 4 respectfully:
VALUES: A11, A14, A32, A33, A41, A17, A25, A28, A36, A37, A45, A53, A54, A62, A72, A73, A83,
A84, A57, A58, A65, A76, A78, A85, A86
So now that we know we are going to use RCR traversal, what are the optimal values for
the subheight and subwidth? There are two metrics to look at. First, how much x vector reuse
is achieved. Second, how much compression is improved.
4.2.1 x Vector Reuse
To analyze the x vector reuse, we look at two pieces of information. First, how many times,
on average, the x vector values get used when they get fetched. Second, how many more times
x vector values get fetched than if they were perfectly cached (only N fetches). Table 4.1
25
Table 4.1: The average amount of x vector reuse per x vector fetch from external memory
for different matrices in the benchmark set.
Subheight
Matrix 1 2 4 8 16 32 64 128 256 512 1024
cant 1.0 1.7 2.8 4.1 5.3 7.9 11.5 15.0 20.7 31.3 42.2
consph 1.0 1.7 2.9 4.2 5.6 6.6 9.0 12.8 16.3 19.0 22.8
cop20k A 1.0 1.6 1.9 2.1 2.3 2.5 2.6 2.7 2.8 2.9 3.1
dense2 1.0 2.0 4.0 8.0 16.0 31.7 62.5 125 250 500 1000
mac econ fwd500 1.0 1.1 1.2 1.4 1.6 1.8 2.2 2.6 2.9 3.5 4.4
mc2depi 1.0 1.1 1.2 1.3 1.3 1.3 1.3 1.3 1.4 1.7 2.4
pdb1HYS 1.0 1.9 3.2 5.4 8.7 13.5 19.7 26.7 33.8 40.8 49.0
pwtk 1.0 1.8 3.3 5.5 8.3 11.3 13.7 15.5 16.7 21.6 29.6
qcd5 4 1.0 1.5 2.2 2.9 3.9 4.8 5.5 6.8 8.0 8.8 11.1
rail4284 1.0 1.2 1.3 1.3 1.4 1.5 1.6 1.7 2.0 2.4 3.4
rma10 1.0 1.8 2.9 4.6 6.8 9.1 11.5 14.5 18.7 23.3 27.7
scircuit 1.0 1.3 1.5 1.7 1.8 2.0 2.1 2.2 2.3 2.4 2.5
shipsec1 1.0 2.0 3.1 4.3 5.5 6.8 8.2 9.7 11.2 13.0 15.0
webbase-1M 1.0 1.3 1.6 1.9 2.1 2.2 2.3 2.3 2.4 2.4 2.4
averagea 1.0 1.5 2.2 3.1 4.2 5.5 7.0 8.8 10.7 13.3 16.6
a Excludes the dense matrix.
and Table 4.2 show these respective analyses. We use the benchmark set of matrices from
Chapter 2, Section 2.5 for our analysis.
4.2.2 Improving Index Compression
As we mentioned, traversal also affects index compression. This is because the traversal
can make the deltas more or less ‘clumpy’. In other words, it is easier to compress many small
deltas and a large delta rather than many medium deltas. To estimate the compression, we
use the formula
∑nnz
i=1 log2 (di + 1), where d is the list of delta values. This formula approxi-
mately equals the sum of the bits required to represent each delta. We collected the estimated
compression for each matrix for subwidths and subheights ranging from 1 to 1024 by powers
of 2. This generates too much data to show in this paper, so we show the averages across all
the matrices in Table 4.3. We also show the most difficult to compress matrix (in terms of its
indices) in Table 4.4.
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Table 4.2: The ratio of x vector fetches to the minimum possible (N) for different matrices in
the benchmark set.
Subheight
Matrix 1 2 4 8 16 32 64 128 256 512 1024
cant 64.2 38.2 23.3 15.8 12.0 8.1 5.6 4.3 3.1 2.0 1.5
consph 72.1 41.3 25.2 17.0 12.9 10.9 8.0 5.6 4.4 3.8 3.2
cop20k A 21.7 13.6 11.4 10.1 9.2 8.7 8.3 8.0 7.7 7.4 6.9
dense2 2000 1000 500 250 125 63.0 32.0 16.0 8.0 4.0 2.0
mac econ fwd500 6.2 5.6 5.1 4.5 3.9 3.4 2.8 2.4 2.1 1.8 1.4
mc2depi 4.0 3.5 3.2 3.1 3.1 3.0 3.0 3.0 2.9 2.4 1.7
pdb1HYS 119.3 64.4 37.1 22.1 13.7 8.8 6.1 4.5 3.5 2.9 2.4
pwtk 53.4 29.7 16.4 9.8 6.4 4.7 3.9 3.4 3.2 2.5 1.8
qcd5 4 39.0 26.0 17.5 13.2 10.1 8.1 7.0 5.7 4.9 4.4 3.5
rail4284 10.3 8.9 8.2 7.7 7.3 6.9 6.4 5.9 5.2 4.3 3.0
rma10 50.7 28.9 17.4 10.9 7.5 5.6 4.4 3.5 2.7 2.2 1.8
scircuit 5.6 4.5 3.8 3.4 3.1 2.8 2.7 2.6 2.4 2.3 2.2
shipsec1 55.5 27.7 17.8 12.9 10.1 8.2 6.8 5.7 4.9 4.3 3.7
webbase-1M 3.1 2.3 1.9 1.7 1.5 1.4 1.4 1.3 1.3 1.3 1.3
averagea 38.8 22.7 14.5 10.2 7.8 6.2 5.1 4.3 3.7 3.2 2.7
a Excludes the dense matrix.
Table 4.3: This table shows the effect of changing the subwidth and subheight of RCR traversal
on the estimated compression size. Each measurement is the average estimated bits per delta
over all the benchmark matrices.
Subwidth
Subheight 1 2 4 8 16 32 64 128 256 512 1024
1 3.26 3.26 3.26 3.26 3.26 3.26 3.26 3.26 3.26 3.26 3.26
2 2.30 2.34 2.41 2.49 2.57 2.64 2.72 2.79 2.86 2.92 2.97
4 1.92 1.92 1.98 2.09 2.20 2.31 2.42 2.53 2.63 2.72 2.81
8 1.84 1.75 1.78 1.88 2.00 2.12 2.25 2.38 2.50 2.61 2.71
16 1.88 1.70 1.69 1.77 1.89 2.01 2.15 2.29 2.43 2.55 2.66
32 1.98 1.71 1.66 1.73 1.84 1.96 2.09 2.24 2.39 2.51 2.62
64 2.12 1.76 1.66 1.71 1.81 1.93 2.07 2.21 2.36 2.49 2.61
128 2.27 1.82 1.69 1.71 1.80 1.92 2.05 2.20 2.35 2.48 2.60
256 2.42 1.89 1.72 1.72 1.80 1.91 2.04 2.19 2.34 2.48 2.59
512 2.55 1.95 1.74 1.73 1.81 1.91 2.04 2.19 2.34 2.47 2.59
1024 2.66 2.00 1.77 1.74 1.81 1.91 2.04 2.19 2.34 2.47 2.59
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Table 4.4: This table shows the effect of changing the subwidth and subheight of RCR traversal
on the estimated compression of one of the most difficult to compress matrices in the benchmark,
mac econ fwd500.
Subwidth
Subheight 1 2 4 8 16 32 64 128 256 512 1024
1 5.80 5.80 5.80 5.80 5.80 5.80 5.80 5.80 5.80 5.80 5.80
2 4.99 5.03 5.06 5.10 5.15 5.19 5.24 5.28 5.33 5.36 5.42
4 4.55 4.63 4.67 4.72 4.79 4.84 4.91 4.98 5.06 5.11 5.20
8 4.32 4.41 4.46 4.53 4.61 4.68 4.75 4.83 4.92 4.99 5.08
16 4.25 4.33 4.37 4.43 4.52 4.58 4.65 4.74 4.85 4.93 5.02
32 4.32 4.37 4.40 4.44 4.51 4.55 4.61 4.71 4.82 4.90 4.98
64 4.38 4.40 4.40 4.42 4.48 4.51 4.58 4.68 4.80 4.88 4.97
128 4.46 4.42 4.40 4.41 4.46 4.49 4.55 4.66 4.78 4.87 4.96
256 4.60 4.49 4.43 4.42 4.47 4.48 4.54 4.64 4.78 4.87 4.95
512 4.69 4.52 4.45 4.43 4.47 4.48 4.54 4.64 4.78 4.86 4.95
1024 4.79 4.56 4.46 4.43 4.47 4.48 4.54 4.64 4.77 4.86 4.95
Predictor Is cachedFIFO
Tiny
Cache
x vector
column
index x value
x Vector Cache
Figure 4.1: The x vector cache block is responsible for turning column indices into x vector
values.
4.3 x Vector Cache
In order to achieve the amount of reuse in Tables 4.1 and 4.2, we need to cache 8 x vector
values, because 8 is equal to the subwidth we use. This may seem hypocritical, since we
advocated traversal as an alternative to caching to achieve x vector reuse. However, the number
of cached values is small and the hardware to cache these values is simple and requires a small
area.
Figure 4.1 shows our design for the x Vector Cache. Our x Vector Cache consists of two
main parts. First, a Predictor predicts whether the to be requested x vector value will be in
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Table 4.5: Example operation of the x vector cache.
Column
Index
(Input)
Predictor State Prediction
Read x Vector
Value
Updated Cache Output
1 0000 Not Cached x1 x1,×,×,× x1
4 1000 Not Cached x4 x1,×,×, x4 x4
2 1001 Not Cached x2 x1, x2,×, x4 x2
3 1101 Not Cached x3 x1, x2, x3, x4 x3
1 1111 Cached None x1, x2, x3, x4 x1
7 0000 Not Cached x7 x1, x2, x7, x4 x7
5 0010 Not Cached x5 x5, x2, x7, x4 x5
8 1010 Not Cached x8 x5, x2, x7, x8 x8
6 1011 Not Cached x6 x5, x6, x7, x8 x6
7 1111 Cached None x5, x6, x7, x8 x7
5 1111 Cached None x5, x6, x7, x8 x5
3 0000 Not Cached x3 x5, x6, x3, x8 x3
4 0010 Not Cached x4 x5, x6, x3, x4 x4
2 0011 Not Cached x2 x5, x2, x3, x4 x2
2 0111 Cached None x5, x2, x3, x4 x2
3 0111 Cached None x5, x2, x3, x4 x3
3 0111 Cached None x5, x2, x3, x4 x3
4 0111 Cached None x5, x2, x3, x4 x4
7 0000 Not Cached x7 x5, x2, x7, x4 x7
8 0010 Not Cached x8 x5, x2, x7, x8 x8
5 0011 Not Cached x5 x5, x2, x7, x8 x5
6 1011 Not Cached x6 x5, x6, x7, x8 x6
8 1111 Cached None x5, x6, x7, x8 x8
5 1111 Cached None x5, x6, x7, x8 x5
6 1111 Cached None x5, x6, x7, x8 x6
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the cache. Second, a Tiny Cache stores x vector values.
Table 4.5 shows the operation of the x Vector Cache, when the example matrix in Equa-
tion 2.1 (from Chapter 2) is processed. In this example we set the subwidth to 4. The Predictor
has an array of 4 bits to predict if a value will be cached. The Predictor uses the column modulo
subwidth index to predict if the value will be in cache. After the column index is processed,
the corresponding bit (in the Predictor) is changed to 1. When the column indices move to a
new column grouping (for example when the sixth column index arrives), the bits reset to 0.
Based on the prediction, the associated x value is requested or no value is requested.
Since the values need to be outputted in order and some have to wait on external memory
latency the predictions are put in a FIFO. The values with a ‘Not Cached’ prediction wait for
the next x vector value from external memory to update the cache and that value is outputted.
The values with a ‘Cached’ prediction do not need to wait and query the corresponding location
in the cache, which is then sent to the output.
The x Vector Cache uses a small amount of area. Using xst (Xilinx Synthesis Tools) and
targeting the Xilinx Virtex-6 LX760, the design uses 346 LUTs, 280 registers and 2 RAM
blocks. The design reaches an achievable frequency of 243Mhz. In this case, we set the depth
of the Is Cached FIFO to 1024. We also use a FIFO to store x vector responses with a depth
of 1024 (this is what uses the 2 RAM blocks).
4.4 Results and Discussion
From our analysis in the previous sections, we choose to use a subheight equal to 512 and a
subwidth equal to 8. The Convey-HC2ex uses SG-DIMMs (scatter-gather DIMMs) to be able
to access 8-byte values randomly, and at near full throughput, however, most platforms do not
support this and access 64 byte cache lines. We analyse the effect of reading 8 x vector values
instead of one in Table 4.6. As seen, 4 matrices end up requesting 50% or more values, but the
other 10 use less than 50% more bandwidth.
We also analyzed the correlation of x vector reuse to performance. Figure 4.2 shows the
performance of matrices sorted by average x vector reuse. Except for a couple outliers the
general trend is that more reuse achieves better performance.
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Table 4.6: Many platforms need to access external memory in 64-byte cache lines. This results
in a loss of performance compared to using SG-DIMMs, where any series of 8-byte values can
be requested. In this case, the subheight equals 512.
SG-DIMMs Regular
Percent more requests
Matrices Reuse Ratio to (N) Reuse Ratio to (N)
cant 31.3 2.0 31.0 2.1 1.1%
consph 19.0 3.8 16.3 4.4 16.4%
cop20k A 2.9 7.4 1.0 20.7 180.5%
dense2 500.0 4.0 500.0 4.0 0.0%
mac econ fwd500 3.5 1.8 1.8 3.5 99.2%
mc2depi 1.7 2.4 1.7 2.4 1.1%
pdb1HYS 40.8 2.9 34.0 3.5 20.0%
pwtk 21.6 2.5 20.9 2.6 3.6%
qcd5 4 8.8 4.4 7.1 5.5 23.3%
rail4284 2.4 4.3 1.7 6.2 43.8%
rma10 23.3 2.2 20.8 2.4 12.1%
scircuit 2.4 2.3 1.0 5.4 129.3%
shipsec1 13.0 4.3 11.7 4.7 10.7%
webbase-1M 2.4 1.3 1.4 2.3 74.8%
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Figure 4.2: This graph shows that matrices with more x vector reuse perform better with our
implementation.
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CHAPTER 5. MULTIPLY-ACCUMULATOR
A high throughput SpMV implementation relies on designing a rarely stalling multiply
accumulator (MAC). An inefficient engine will often stall, when a matrix and its associated
vector value arrives every or nearly every clock cycle. The long latency of floating point addition
and row-column-row traversal makes this complicated. This chapter is organized as follows.
Section 5.1 discusses previous approaches to accumulator designs. Section 5.2 discusses our
MAC, which uses an ‘Intermediator’ to manage intermediate y values. Section 5.3 discusses
performance and synthesis results of our design.
5.1 Related Work
We looked at several multiply-accumulator designs before creating our own. We also use
floating-point cores from Flopoco [de Dinechin and Pasca (2011)], so we are not starting from
scratch. There are many different floating-point multiply-accumulators that solve different
problems. Most accept one matrix element and one x vector value at a time, however, we also
discuss one that does not.
5.1.1 Floating Point Adder and Multiplier (Flopoco)
Most designs, including ours, use existing double-precision adder and multiplier cores for
their multiply accumulator. We use Flopoco (an open source software for creating floating point
cores in VHDL) to build our adder and multiplier [Banescu et al. (2011); de Dinechin et al.
(2010)]. We use the performance and latency (See Table 5.1) from these cores for reference in
the rest of this section. Flopoco uses a slightly different floating point format than the IEEE
754 standard. In addition to the floating-point adder and the floating-point multiplier, we used
2 cores for converting to and from IEEE 754 format.
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Table 5.1: Flopoco core information.
IP Core LUTs Registers DSPs Frequency
Pipeline
Stages
Adder
(FPAdder 11 52 uid2) 1,190 1,136 0 298Mhz 14
Multiplier
(FPMultiplier 11 52 11 52 11 52 uid2) 1,067 1,061 7 314Mhz 11
IEEE 754 to Flopoco
(InputIEEE 11 52) 67 68 0 280Mhz 1
Flopoco to IEEE 754
(OutputIEEE 11 52) 65 67 0 260Mhz 1
5.1.2 Strided Accumulator
One way to accumulate values with an adder that has a latency of α clock cycles is to
accumulate α values belonging to α different rows (or sets). This requires values to come in a
strided manner. For example, once a value from row 0 enters the adder than α− 1 more values
from different rows enter the adder before proceeding to the next value in row 0. The traversal
in Fowers et al. (2014), discussed in the previous chapter in Section 4.1, follows this rule and
makes designing this accumulator fairly straight forward.
5.1.3 Binary Tree Accumulator
Generally one multiplier multiplicand pair is sent per clock cycle to a multiply-accumulator,
however one design streams multiple values at a time [Sun et al. (2012)]. Effectively, this
MAC can be used to create a large processing element rather than many smaller ones. The
basic design is shown in Figure 5.1. From a high level, you can see this hardware computes
dot-products. However, because the dot-products are of variable length the design is more
complex.
This binary tree accumulator design uses an IPV (Input Pattern Vector) or an eol (end of
line) bitmap to keep track of the rows. A ‘1’ indicates the element is the last element in the row
and a ‘0’ otherwise. Our example MAC accepts 4 pairs of values per clock cycle. To explain
this MAC let us use the example matrix from Equation 2.1. The inputs in this case would be
as follows:
1. IPV=0010, data=(A11 × x1, A14 × x4, A17 × x7, A25 × x5)
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Multiplier Multiplier Multiplier MultiplierIPV
Level 1 Switch Network
Level 2 Switch Network
Level 3 Switch Network
Adder Adder
Adder
AccumulatorValid
Figure 5.1: The binary tree accumulator.
2. IPV=1000, data=(A28 × x8, A32 × x2, A33 × x3, A36 × x6)
3. IPV=1010, data=(A37 × x7, A41 × x1, A45 × x5, A53 × x3)
4. IPV=0010, data=(A54 × x4, A57 × x7, A58 × x8, A62 × x2)
5. IPV=1000, data=(A65 × x5, A72 × x2, A73 × x3, A76 × x6)
6. IPV=1001, data=(A78 × x8, A83 × x3, A84 × x4, A86 × x6)
The IPV controls 3 things: the routing in the switch networks, how the accumulator operates
and how many outputs are valid. Table 5.2 shows one possible configuration of the IPVs for
the cases that appear in the example.
You may notice that this computation does the additions out of order. For an example of
out of order addition, when computing 1 + 2 + 3 + 4 the MAC does (1 + 2) + (3 + 4). This
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Table 5.2: Operation of the binary tree accumulator based on the Input Pattern Vector (IPV).
IPV 0010 1000 1010 1001
Level 1
Switch
Network
IN0 → OUT0 IN0 → OUT0 IN0 → OUT0 IN0 → OUT0
IN1 → OUT1 0→ OUT1 0→ OUT1 0→ OUT1
IN2 → OUT2 IN1 → OUT2 IN1 → OUT2 IN1 → OUT2
0→ OUT3 IN2 → OUT3 IN2 → OUT3 IN2 → OUT3
IN3 → OUT4 IN3 → OUT4 IN3 → OUT4 IN3 → OUT4
× → OUT5 × → OUT5 × → OUT5 × → OUT5
Level 2
Switch
Network
IN0 → OUT0 IN1 → OUT0 IN0 → OUT0 IN1 → OUT0
IN1 → OUT1 IN2 → OUT1 0→ OUT1 IN2 → OUT1
IN2 → OUT2 IN0 → OUT2 IN1 → OUT2 IN0 → OUT2
× → OUT3 × → OUT3 IN2 → OUT3 × → OUT3
× → OUT4 × → OUT4 × → OUT4 × → OUT4
Level 3
Switch
Network
IN1 → OUT0 IN0 → OUT0 IN2 → OUT0 0→ OUT0
IN0 → OUT1 IN1 → OUT1 IN0 → OUT1 IN1 → OUT1
× → OUT2 × → OUT2 IN1 → OUT2 IN0 → OUT2
× → OUT3 × → OUT3 × → OUT3 × → OUT3
× → OUT4 × → OUT4 × → OUT4 × → OUT4
valid 1000 1000 1100 1100
removes the data dependency of adding 1 and 2 before processing 3. CPUs and GPUs (in
general) compute floating point addition in order (eg. ((1 + 2) + 3) + 4). This means results
may differ slightly, because changing the order of floating point addition can change the result
[Goldberg (1991)].
The accumulator at the end of the adder tree has 2 inputs. The right input is for the sum
the represents the first row of the current set (row) that may be a continuation of the last row
in the previous set. The left input is for storing the part of the dot product that continues onto
the next input set. In the case that there is no end of line in the current set (IPV=0000) then
the value goes into the right input of the accumulator.
5.1.4 The Log Sum Accumulator
One accumulator that would work for the previous design is a log sum accumulator [Sun
and Zambreno (2009)]. To allow this accumulator to be used in the previous accumulator, we
have two inputs into this accumulator.
This design is one of the simplest accumulators. First, one floating point adder loops back
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Adder Adder Adder Adder Adder
Loop back stage Log Sum Stages
Figure 5.2: The log sum accumulator.
on itself to accumulating new values with the adders output. Second, once the last value arrives
the 14 or fewer values in the adder are sent through a series of adders. Each adder in the series
reduces the number of values in the set by half. So 4 adders will can reduce up to 16 values,
which is more than the 14 possible, down to 1 value.
The disadvantage of this design is that it uses 5 floating point adders, when on average less
than 1 addition occurs each clock cycle. This means this design uses at least 6,000 LUTs and
5,700 registers. However, more efficient, but more complex designs exist.
5.1.5 Single Adder Accumulator
A multiply-accumulator with one multiplier should only need one adder to do all the accu-
mulation. The difficulty is how to create an algorithm to achieve this. It is clear that buffering
has to occur to achieve this. If the output needs to be in order than the buffering needs to be
at least O(αlogα) to accommodate the case where one row has several values and fills the adder
pipeline and the following rows have only 1 value. If the output can be out of order (meaning
the output of the short rows that get accumulated quickly can go to the output before the long
rows before it) than O(α) buffering may be possible.
Other work has achieved accumulators with only 1 or 2 adders. Zhuo and Prasanna (2005)
came up with 2 accumulators that use 2 adders and 1 that uses a single adder. However,
the single adder solution had restrictions. In addition to only allowing row-major traversal it
had a maximum row length of α (the depth of the adder pipeline). This design also required
O(α2) buffer space. This accumulator has two buffers. While one buffer is having its values
accumulated, the other is receiving new values. The adder takes in two adjacent values from
the buffer in the accumulation state and then jumps α addresses to add two other values that
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belong to a different row. Table 5.3 shows the scheduling of accumulating the products from
the example in Equation 2.1 back in Chapter 2. For simplification we set α = 4 instead of
α = 14.
Some may notice a hazard occurs if two value in the fourth column of the buffer belong
to the same row of the matrix. This is what prevents this accumulator from being able to
accumulate rows greater than α. To accommodate this case the accumulator could have an
additional adder or stall the accumulator to allow time for accumulating the longer rows.
5.1.6 Accumulator Using a Single Cycle Accumulation Loop
Another solution to this problem is to accumulate in one clock cycle. This is the approach
in [Bachir and David (2010)]. The idea is to split the accumulation into 3 phases: The extend
mantissa and reduce exponent phase, the accumulation loop phase, and the normalize phase
(See Figure 5.3). In the first phase the floating point format is converted into a 5-bit exponent
and a 120-bit 2s complement mantissa. In the second phase the incoming value is added to the
stored value. In the third phase, the stored value is converted back into IEEE-754 format.
Values come out of the first phase in the following format: mi×64ei . One way to look at this
is converting from base-2 scientific notation to base-64 scientific notation. The accumulation
phase is more complex than a simple 2s complement adder, because of the exponent. The
difference in the exponents determines what operation the accumulator does. If the incoming
exponent (ei) is more than 1 greater than the stored exponent (es) than the stored value is
thrown out because it is too small and the incoming value replaces the stored value. The other
cases are in Table 5.4.
There is a hazard of overflowing or underflow that must be taken into account. By moni-
toring when there is a risk of overflowing (the first 2 bits of the stored mantissa are different)
or underflowing the (first 66 bits are the same) then the result needs to be shifted right or left
64 bits to avoid the hazard.
As you may be noticing even this method is hampering the max frequency. Phase two needs
a leading 0/1 detector to determine if ms is at risk of underflowing or overflowing. Simultane-
ously es− ei is being calculated. This then determines the addition to occur. Alternatively, all
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Figure 5.3: This shows the basic design of an accumulator with the goal of minimizing the
critical loop path so that values can be accumulated in order.
Table 5.4: Based on the difference of the incoming exponent ei and the stored exponent es the
accumulator does a different operation to add the two values together
underflow overflow other
es − ei es ⇐ ms ⇐ es ⇐ ms ⇐ es ⇐ ms ⇐
> 1 es − 1 shl(ms) es + 1 shr(ms) es ms
1 es − 1 shl(ms) +mi es + 1 shr(ms) es ms + shr(mi)
0 es ms +mi es + 1 shr(ms) + shr(mi) es ms +mi
−1 ei mi ei mi + shr(ms) ei mi + shr(ms)
< −1 ei mi ei mi ei mi
possible additions can occur first and then the correct value is multiplexed to the input of the
ms register. Using a Xilinx Virtex-5 the work in Bachir and David (2010) achieved a frequency
of 134Mhz to 247Mhz depending on the design trade offs they used.
5.2 Multiply-accumulator with an Intermediator
The problem with all these designs is that they require row-major traversal. This handicap
makes these MACs unusable for our purposes. The requirements of our MAC is as follows:
1. Within a 512 row section the MAC can receive elements in any order.
2. The MAC must receive all the elements in one 512 row section before proceeding to the
next 512 row section.
3. Each row must have at least one element.
4. The MAC can stall, but not stall often enough to significantly effect throughput.
To achieve this we created a MAC that uses one multiplier and one adder and one Intermediator
block (See Figure 5.4). This Intermediator stores up to one intermediate y value for each row
in a dual port RAM. This RAM is central to the design of the Intermediator.
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Figure 5.4: The multiply-accumulator block handles multiple intermediate y values at a time.
Every clock cycle, the Intermediator block sends 2 values that belong to the same row to the
adder, while simultaneously it receives 1 value from the adder and 1 from the multiplier, which
may belong to different rows.
In our previous work, R3 [Townsend and Zambreno (2013)], we introduced the Intermediator
but it was only capable of storing 32 intermediate y vector values. In this design, we expand
this to 1024 (the minimum depth of one dual port RAM block in most Xilinx, Altera and
Lattice FPGAs). Both Intermediator designs allow the matrix to be traversed in a loosely row
major traversal and the MAC still behaves correctly. The step from 32 to 1024 intermediate
values allows more freedom in the traversal. Earlier in Chapter 4, we discussed RCR traversal,
which abides by this rule and allows for easy reuse of x vector values.
5.2.1 Memory and States
The RAM block in the Intermediator has a depth of 1024. Each slot in memory has 2 types
of states. First, each slot is either occupied or vacant. Second, each slot is in either the red
(active), yellow (fading), green (accumulated), or white (blank) states.
The memory is split in 2, an upper and lower section. Once the accumulation starts, one
of these sections will be in the red active state. Once the incoming values from the multiplier
move to the next 512 row section of the matrix this section transitions to the yellow fading
state, and the other half of the memory is now in the red active state. Recall our traversal rule
is that each 512 rows must be traversed before proceeding to the next 512 rows. The yellow
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fading state exists because values are still being accumulated in the previously active memory.
The memory will always be accumulated within 80 clock cycles. At that point the faded state
transitions to the green state and ready to be stored. Once the values have been sent out to
be stored the memory transitions to the white blank state.
5.2.2 Operations
The Intermediator (Figure 5.5) takes in two values, one from the multiplier’s result and one
from the adder’s result and outputs a pair of values to be added together. The dual-port RAM
block (the middle block in Figure 5.5) stores intermediate values until an element in the same
row appears.
Ideally the Intermediator receives a value from the multiplier and one value from the adder
every clock cycle. These values often belong to different rows. The Intermediator also outputs
one pair of values belonging to the same row to the adder every clock cycle.
So the Intermediator plays a game where it receives 2 values belonging to different rows
and sends 2 values belonging to the same row.
Many cases occur when accumulating values in multiple rows and the Intermediator handles
each case properly:
Case 1: (Figure 5.5g) The trivial case, no valid input arrives. If the “to result” block has
values, it outputs a pair of values to the adder. An overflow FIFO (explained in case 6) outputs
a value if it has values.
Case 2: (Figure 5.5d) Only one value arrives and the row corresponds to a vacant cell. The
value goes into the vacant cell. If the “to result” window has values, it outputs a result, and if
the overflow FIFO has values it outputs a set to the adder.
Case 3: (Figure 5.5a) Similar to case 2 except with an occupied cell. It retrieves the value
in the Intermediator cell and goes to the adder with the input value. The state of the cell gets
updated to vacant.
Case 4: (Figure 5.5b, 5.5i) Both values have row indexes that correspond to vacant cells in
the RAM block. Both values get stored in the RAM block and both cells switch to occupied.
If the overflow FIFO has values it sends one set of values to the output.
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Case 5: (Figure 5.5f) One value has a row index corresponding to a vacant cell, and the
other to an occupied cell. The first value goes in the vacant cell and the value in the occupied
cell goes to the adder with the second value.
Case 6: (Figure 5.5c) Both values have row indexes that correspond to occupied cells in the
RAM. One input value and its corresponding Intermediator cell’s value go to the output. The
output can only handle one output pair at a time, so the other input value and its corresponding
Intermediator cell’s value go to the overflow FIFO.
Case 7: (Figure 5.5e) The values have identical row indices. In this case, the values go
through the pipeline and do not touch the Intermediator cells. They simply pass through to
the adder.
To help explain, consider a simpler case where the depth of the intermediator is 8 instead
of 1024. Figure 5.5 shows 8 clock cycles of operation. At every clock cycle up to 2 valid input
values with corresponding row indexes arrive. For simplicity, we do not show the values being
calculated in the figure.
5.2.3 Stalls
There are three hazards to consider when designing this MAC. First, if the Intermediator-
to-adder FIFO is at risk of overflowing. Second, if the red window advances before the other
half of the memory is entirely in the white (blank) state. Third, if the fading state does not
last long enough for all the values to get accumulated.
For the first case, the Intermediator-to-adder FIFO would be at risk of overflowing when
case 6 (both inputs coorespond to full slots in the Intermediator) occurs very often. Although
we do not have a proof, we found no way for the Intermediator-to-adder FIFO to ever get more
than 8. But, in case this does happen, we designed the FIFO to signal a stall to prevent more
values from coming in.
For the second case, the Intermediator would be at risk of receiving values from the multi-
plier that would overwrite values that are accumulated and being stored. This can happen if
most of the rows have only one value.
To prevent this from happening, a new FIFO between the multiplier and Intermediator is
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Figure 5.5: This shows a simple example of the Intermediator running for 9 clock cycles. For
demonstration, the size of the RAM is 8 instead of 1024.
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introduced to prevent the red window from advancing. If the non active cells are still in the
green state then the FIFO stores values from the multiplier to prevent the active cells from
changing. While this FIFO has values the MAC stalls (signals the input to stop sending values).
Once the green cells have been sent to the output everything returns to normal.
For the third case, the Intermediator would start storing values before they are completely
accumulated if the fading window fades too quickly. However, all the values are accumulated
after 80 cycles in the fading window.
To understand why at most 80 cycle cycles are needed to ensure the accumulation has
finished after no new values arrive from the multiplier, let us look at the worst case operation.
Only inputs from the adder correspond with to the elements in the fading window and the
multiplier should not output values belong to the fading window. So, the theoretical worst case
occurs with a full adder pipeline and each value corresponds to the same row. Every 16 cycles
(the adder pipeline length) the number of elements with the same row in the pipeline cuts in
half. Therefore, the worst case would take 80 ((log2(16) + 1) × 16) clock cycles to guarantee
that no fading elements get sent to the adder and the fading window only has final y vector
values.
5.2.4 Dual-port 1-bit Wide Memory
Since the Intermediator needs to know that occupied/vacant status of each slot in memory
and update this status in a single clock cycle, we need a 1 bit RAM to keep track of this.
Remembering the state of each RAM location and updating that state requires a dual-port
RAM with zero clock cycle latency. This type of RAM does not exist in the FPGA fabric. In
R3, we approach this problem by using FPGA logic which limited the number of active (red)
intermediate values to 32. In our new design we use distributed RAM with a width of 1 bit to
keep track of the state of each slot.
We implement a special case of the memory developed in Laforest et al. (2012) to achieve
this. This requires the use of distributed RAMs with only one read-only and one write-only
port. Before looking at the implementation let us look at the target behavior. During an
Intermediator status request the bit of the requested address will always flip. (Vacant cells
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become occupied and occupied cells become vacant.) This flip occurs the clock cycle after the
status is reported.
FPGA vendors do not provide dual port distributed RAMs. Instead, they provide RAMs
with one read port and one write port.
With a clever arrangement of 4 RAMs, we can emulate one dual port RAM. To begin with,
arrange the RAMs in a 2× 2 grid. The write ports of the 2 RAMs in each row are connected
together. The read ports of the 2 RAMs in each column are connected by an XOR gate. The
address on Port 1 controls the address of the write port of the bottom row of RAMs. The
address on Port 1 also controls the address of the read ports of the left column of RAMs.
Similarly, the address on Port 2 controls the address of the write ports of the top row of RAMs.
The address on Port 2 also controls the address of the read ports of the right column of RAMs.
This may make more sense with the example in Figure 5.6.
5.3 Results
The two important metrics for most MACs are the throughput and synthesis results.
5.3.1 Throughput
Although the MAC rarely stalls in theory. We thought it would be important to show this
in practice as well. We use the matrices from the benchmark and show the compute bound of
the MAC in each case. We show this in Figure 5.7, which also shows the actual performance.
5.3.2 Synthesis
We placed and routed one MAC using xst (Xilinx Synthesis Tools). The frequency of the
MAC was 263Mhz. The MAC used 3,105 Registers, 3,236 LUTs, 5.5 RAM blocks, and 7 DSP
(multiplier) blocks. By default xst uses RAM blocks for the FIFO even though their depth is
equal to 32. XST can be forced to use LUTs, which would use 112 more LUTs and 3.5 fewer
RAM blocks.
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Figure 5.6: This example shows 4 clock cycles of operation of a 1× 5 dual port RAM, created
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Figure 5.7: The compute bound and actual performance of the matrices in the benchmark set.
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CHAPTER 6. SPARSE MATRIX COMPRESSION
Although we address this pillar last, we view it as the most important. We previously
implemented matrix compression in Townsend and Zambreno (2013). However, we made the
mistake of combining the two types of compression, index and floating point into one scheme.
This simplified some aspects of the design. For example, this compression only needed to keep
track of one data stream. Combining the two parts also makes sense if the two are correlated.
In the extreme case the values in matrix could be calculated from the indices. However, we do
not see an easy way to use this for general sparse matrix compression.
This chapter is dedicated to sparse pattern matrix compression. We call our algorithm SMC.
In the next chapter we discuss our floating point compression, which we call fzip. This chapter
starts with Section 6.1 discussing related work. Then, Section 6.2 discusses the analysis of delta
compression. Then, Section 6.3 discusses our implementation. Then, Section 6.4 discusses the
hardware decoder for SMC. Lastly, Section 6.5 discusses our results.
6.1 Related Work
Some work exists on compressing indices beyond coordinate (COO) format. The most
obvious one and the one mentioned back in Chapter 2 is compressed sparse row (CSR) format.
The majority of work on computing SpMV on FPGAs uses CSR [Nagar and Bakos (2011)].
However, we did find one alternative that uses a format called CVBV [Kestur et al. (2012)].
Also, Kourtis et al. (2008) uses index compression to speed up their CPU implementation. In
addition to these we also look at how well gzip can compress indices.
Since both CVBV and the CPU method benefit from our RCR traversal, we use that when
analyzing them rather than row major traversal.
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6.1.1 CVBV
Compressed Variable Bit Vector (CVBV) is a format created by [Kestur et al. (2012)]. This
implementation has two streams, which we will call the code stream and the argument stream.
The code stream stores one 4 bit code for each delta. The first bit indicates what the type of
the code is, dense (1) or regular (0). If the bit equals 1 (a dense code type) then the delta equals
0 and the value in the argument indicates how many deltas equal to 0 immediately follow. If
the bit equals 0 (a regular code type) then the delta equals the value in the argument.
The other 3 bits indicate how many nibbles are in the argument. The arguments are located
on a separate argument stream. The results of this implementation is in Table 6.1, column 4.
6.1.2 CPU method
The method in [Kourtis et al. (2008)] is similar but targeted for CPUs rather than FPGAs.
Again there are 2 streams: a code stream and an argument stream. The codes are 2 bytes long.
Instead of one code per delta, there is one code per array of deltas. The first byte indicates
what bit-width the deltas are, 1, 2, 4, or 8 bytes, and if the array is the last one in the row.
The second byte indicates the length of the array.
The argument stream can be padded to make sure the data types align properly. The whole
propose of this implementation is that native data types are used so the CPU can process them
faster. The compression results of this implementation is in Table 6.1, column 5.
6.1.3 gzip
We also choose to use the general compression program gzip in the comparison as well.
Table 6.1 shows the compression of gzip on top of the CSR format. gzip does very well, partly
because column indices often repeat.
6.2 Analysis
We did some analysis on the distribution of deltas to come up with our implementation.
The most important analysis was the distribution of delta lengths (Table 6.2). This table shows
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Table 6.1: This table shows the number of bytes per non-zero value
the given index compression scheme achieves. (No floating point
values are being compressed here.)
Matrix C
O
O
C
S
R
C
S
R
.g
z
C
V
B
V
C
P
U
S
M
C
S
M
C
.g
z
cant 8.00 4.06 0.40 0.51 1.01 0.26 0.04
consph 8.00 4.06 0.19 0.45 1.01 0.26 0.03
cop20k A 8.00 4.18 1.07 0.99 1.01 0.64 0.54
dense2 8.00 4.00 0.03 0.00 1.01 0.13 0.00
mac econ fwd500 8.00 4.65 1.48 1.32 1.01 0.91 0.48
mc2depi 8.00 5.00 1.78 1.12 1.01 0.41 0.02
pdb1HYS 8.00 4.03 0.14 0.24 1.01 0.20 0.07
pwtk 8.00 4.07 0.16 0.23 1.01 0.19 0.01
qcd5 4 8.00 4.10 0.31 0.62 1.01 0.28 0.01
rail4284 8.00 4.00 1.41 0.62 1.01 0.50 0.45
rma10 8.00 4.08 0.20 0.38 1.01 0.24 0.09
scircuit 8.00 4.71 1.61 1.11 1.01 0.76 0.61
shipsec1 8.00 4.07 0.20 0.45 1.01 0.22 0.06
webbase-1M 8.00 5.29 1.35 1.09 1.01 0.58 0.31
averagea 8.00 4.33 0.79 0.70 1.01 0.42 0.21
a Excludes the dense matrix.
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the distribution of deltas from the RCR traversal. In this case we set the subwidth to 8 and
the subheight to 512. There are some key characteristics to notice. First, about half of the
deltas equal 1. Second, on average less than 6% of the deltas are more than 512. Third, more
than 90% of the values have a delta of less than 32.
6.3 Sparse Pattern Matrix Compression (SMC)
We approach the problem of how to encode the series of deltas by giving each delta a code.
We also created a special new line code. However, there are too many delta lengths to give
each one a unique code. So we have 3 types of codes:
1. Constant offset code.
2. Variable offset code.
3. New line code.
The constant offset codes represent small deltas and decode as the exact value of the delta.
The variable offset codes represent larger deltas and decode as the bit length of the delta
(log2(δ)). The new line codes represent the end of a 512 row section. After a newline code is
read the running ‘major’ row index will increment and the running ‘minor’ row index will reset
to -1 and all of the running column index will reset to -1.
Based on the analysis in Table 6.2 we choose to have 32 constant offset codes. Using the
deltas we can determine the frequencies of each code. With these frequencies, we can create
the codes using Huffman encoding [Huffman (1952)].
As an example, consider the example matrix back in Chapter 2 in Equation 2.1. Using
RCR traversal with 4 by 4 subblocks the deltas are:
0, 2, 5, 0, 1, 5, 1, 2, 1, 0, 1, \n, 2, 0, 1, 3, 0, 3, 0, 2, 0, 0, 4, 1, 0, 0
Using 2 (rather than 32) constant offsets, the codes and their frequencies are:
1. 0 : 10
2. 1 : 6
51
T
ab
le
6
.2
:
T
h
e
d
is
tr
ib
u
ti
on
of
th
e
b
it
le
n
gt
h
s
re
q
u
ir
ed
to
st
or
e
th
e
d
el
ta
le
n
gt
h
,
w
h
en
u
si
n
g
R
C
R
tr
av
er
sa
l
w
it
h
th
e
su
b
h
ei
g
h
t
se
t
to
5
1
2
an
d
th
e
su
b
w
id
th
se
t
to
8.
M
a
tr
ix
0
1
2
-3
4
-7
8
-1
5
1
6
-3
1
3
2
-6
3
6
4
-1
2
7
1
2
8
-2
5
5
2
5
6
-5
1
1
5
1
2
+
ca
n
t
7
2
.2
%
6
.3
%
6.
8%
12
.3
%
0.
7%
0.
0%
0.
0%
1.
0%
0.
0
%
0.
0
%
0
.6
%
co
n
sp
h
7
6
.6
%
3
.1
%
5.
9%
11
.6
%
0.
8%
0.
0%
0.
0%
0.
0%
0
.1
%
1
.0
%
0
.8
%
co
p
20
k
A
51
.1
%
1.
9%
3.
2%
22
.9
%
2.
4%
1.
0%
1.
0%
1.
0%
0.
8
%
0.
7
%
1
4.
0
%
d
en
se
2
10
0
.0
%
0
.0
%
0.
0%
0.
0%
0.
0%
0.
0%
0.
0%
0.
0%
0
.0
%
0.
0%
0.
0
%
m
ac
ec
on
fw
d
5
0
0
8.
2%
7.
8%
7.
3%
19
.0
%
12
.0
%
15
.2
%
6.
3%
5.
1%
2.
8
%
7.
1
%
9.
2
%
m
c2
d
ep
i
21
.8
%
0
.0
%
0.
0%
24
.9
%
43
.8
%
0.
0%
0.
0%
0.
0%
0.
0
%
0.
1
%
9.
4
%
p
d
b
1H
Y
S
88
.0
%
1.
1%
3.
6%
5.
9%
0.
0%
0.
3%
0.
2%
0.
2%
0.
1
%
0.
1
%
0.
4
%
p
w
tk
87
.7
%
2.
7%
3.
0%
5.
8%
0.
0%
0.
0%
0.
0%
0.
0%
0.
0
%
0.
0
%
0
.8
%
q
cd
5
4
6
6.
0%
0.
0%
8.
2%
19
.7
%
3.
6%
0.
0%
0.
0%
0.
2%
0.
0
%
0.
2
%
2.
1
%
ra
il
4
2
84
71
.2
%
1.
0%
1.
5%
5.
3%
0.
4%
1.
0%
1.
5%
1.
5%
1
.6
%
2
.0
%
12
.9
%
rm
a
10
8
0
.6
%
1
.4
%
6.
5%
8.
8%
0.
2%
0.
8%
0.
3%
0.
1%
0.
1
%
0.
2
%
0.
9
%
sc
ir
cu
it
35
.3
%
2
.8
%
3.
2%
25
.7
%
8.
0%
3.
5%
2.
7%
2.
3%
1
.6
%
1
.1
%
13
.7
%
sh
ip
se
c1
78
.4
%
0
.0
%
6.
1%
12
.2
%
1.
1%
0.
0%
0.
3%
0.
2%
0.
3
%
0.
2
%
1
.3
%
w
eb
b
a
se
-1
M
1
4
.6
%
3
.5
%
2.
3%
37
.7
%
28
.7
%
1.
0%
0.
8%
0.
5%
0
.4
%
0
.4
%
10
.1
%
av
er
ag
ea
5
7
.8
%
2
.4
%
4.
4%
16
.3
%
7.
8%
1.
8%
1.
0%
0.
9%
0
.6
%
1
.0
%
5
.9
%
a
E
x
cl
u
d
es
d
en
se
m
a
tr
ix
52
3. 2-3 : 5
4. 4-7 : 3
5. \n : 1
In our design the codes must not exceed a width of 9, which we can do by creating a minimum
code frequency. To limit the final Huffman code lengths in this example to 3, we enforce a
minimum frequency of 4:
1. 0 : 10
2. 1 : 6
3. 2-3 : 5
4. 4-7 : 4
5. \n : 4
This results in 5 codes: 2 constant offset codes, 2 variable offsets codes, and 1 newline code.
Now these codes are given variable length codes through Huffman encoding.
Huffman encoding first creates a Huffman tree, which then is used to create the codes. The
tree is created as follows. First, create a lone node for each code. Second, sort the nodes by
frequency. Third, pop the two nodes with the lowest frequency from the list, and make the
two nodes children of a new node. Fourth, set the frequency value of this new node to the sum
of the frequencies of the children. Fifth, insert the new node back into the sorted list. Then
repeat the third through fifth steps until the list only contains one node. Figure 6.1 shows the
creation of the Huffman tree. The following is the sorted list at each iteration:
1. (0 : 10), (1 : 6), (2-3 : 5), (4-7 : 4), (\n : 4)
2. (0 : 10), (A : 8), (1 : 6), (2-3 : 5)
3. (B : 11), (0 : 10), (A : 8)
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A
\n 4-7
(a) Added ‘a’
A
\n 4-7
12-3
B
(b) Added ‘b’
A
\n 4-7
012-3
CB
(c) Added ‘c’
A
\n 4-7
012-3
CB
D
(d) Added ‘d’
Figure 6.1: Each step of creating the Huffman tree.
4. (C : 18), (B : 11)
5. (D : 29)
To encode a large delta with a variable length code, the delta (minus the most significant
bit) is pushed onto an argument stream. In the end the SMC file has three parts: the header,
the dictionary, the codes stream, and the argument stream.
To make decoding easier we set the maximum code length to 9. We do this by artificially
increasing the frequency of each code to a minimum of nnz
29
. In the SMC file a code dictionary
needs to be present so that the file can be decompressed. For easier decoding we have 29 records
with all the information to decode them.
6.4 The SMC decoder
The hardware decoder relies on variable length decoders to decode the two streams (see
Figure 6.2). First the dictionary is loaded onto a large 512 value lookup table (LUT). The
LUT then determines if an argument is needed (if the code is a variable length delta). Then
the delta (or newline) is sent to the running row and column index and the current row and
column index is outputted from the decoder.
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Memory Decoder
Dictionary
Code
Stream
Argument
Stream
Variable
Length
Decoder
Bare
VLD
Delta to
Index
row
col
Figure 6.2: The hardware design of the SMC decoder.
Bare Variable Length
Decoder
Data in
Data out
F
IF
O
Pop
Figure 6.3: The bare variable length decoder requires a pop signal to determine the length of
each piece of data.
6.4.1 Bare Variable Length Decoder
The bare variable length decoder is used to decode the argument stream (see Figure 6.3).
This decoder needs a pop signal to determine the width of each piece of data. Figure 6.4 show
6 pieces of data getting popped off the decoder. This corresponds to the data in the example
argument stream. The bare variable length decoder for the argument stream requires 469 LUTs
and 82 registers. The decoder has a top frequency of 150 Mhz after place and route using xst.
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Bare Variable Length
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Bare Variable Length
Decoder
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Decoder
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Bare Variable Length
Decoder
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(f)
Figure 6.4: Six clock cycles of the bare variable length decoder.
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Figure 6.5: The variable length decoder has lookup tables to determine the length of the codes.
Another look up table determines the output value.
6.4.2 Variable Length Decoder
Our variable length decoder (see Figure 6.5) shares many aspects with the work in Lei
and Sun (1991). This design uses the bare variable length decoder described in the previous
subsection. However, this decoder has the code width information stored in a lookup table so
it has all the information needed to decode the code stream. Figure 6.6 shows the beginning 6
clock cycles of operation decoding the code stream. The variable length decoder in our design
uses 325 LUTs and 60 registers and 0.5 RAM blocks.
6.5 Results
Table 6.1 shows the results of SMC compression. As seen, it outperforms the previous
implementations. In addition, we looked at compressing the smc file further with gzip. This
achieve a good deal of addition compression. One reason for this additional compression is that
it compresses the repeating deltas equal to 0 in the dense sections of the matrix.
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Figure 6.6: Six clock cycles of operation of the variable length decoder.
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CHAPTER 7. FLOATING POINT COMPRESSION
Floating point compression is the second half of matrix compression. Figure 7.1 shows a
comparison of compression schemes. In the end, we created a program and library called fzip,
which we first presented in Townsend and Zambreno (2015). In total, fzip takes advantage
of 2 compressible features of datasets: repeating values (patterns exactly 8 bytes long), and
repeating prefixes (patterns less than 8 bytes long). For SpMV, we need to make a hardware
decoder. So, taking advantage of sequences that are more than 8 bytes long is difficult. In the
remainder of this chapter we talk about an analysis of floating point datasets (Section 7.2), our
approach to floating point compression (Section 7.3), our hardware decoder (Section 7.4), and
our results (Section 7.5).
7.1 Related Work
It was noted in Kourtis et al. (2008); Grigoras et al. (2015) that sparse matrices often have
repeating values. This is the focus of our value compression. Our previous work (R3) had
a simple scheme using this feature. It stored the 256 most common values so those common
values could be represented as one byte. The performance of this scheme is shown in the column
“256 common” in Table 7.1.
We analyze gzip, bzip and FPC [Burtscher and Ratanaworabhan (2009)] to see how high a
compression ratio over the uncompressed 8 bytes per value is achievable.
Uncompressed data would take 8 bytes per element. Any good compression scheme should
take less than 8 bytes per element. We looked at Burtscher and Ratanaworabhan (2009)
describing its own compression scheme, FPC. This scheme looks for repeated patterns. However
it does not exploit the fact most of its compression comes from exact (8 byte) value repeats.
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Table 7.1: Detailed value compression analysis and performance
comparison, in terms of bytes per non-zero value.
Matrix u
n
c
o
m
p
re
ss
e
d
U
n
iq
u
e
V
a
lu
e
s
U
n
iq
u
e
/
n
n
z
×8
2
5
6
C
o
m
m
o
n
G
Z
IP
F
P
C
dense2a 8.00 1.00 0.00 1.00 0.01 0.50
pdb1HYS 8.00 1.10× 106 4.08 7.99 4.15 7.99
consph 8.00 1.24× 106 3.28 7.99 5.10 7.95
cant 8.00 1.07× 102 0.00 1.00 0.11 0.91
pwtk 8.00 3.63× 106 5.04 7.95 4.29 7.37
rail4284a 8.00 1.00 0.00 1.00 0.01 0.50
rma10a 8.00 1.00 0.00 1.00 0.01 0.50
qcd5 4a 8.00 1.00 0.00 1.00 0.01 0.50
shipsec1 8.00 8.86× 104 0.56 6.39 2.08 3.80
mac econ fwd500 8.00 1.08× 105 1.36 5.20 0.73 1.45
mc2depi 8.00 3.58× 103 0.00 4.94 1.24 5.01
cop20k A 8.00 9.56× 105 5.84 7.97 5.53 7.97
scircuit 8.00 8.82× 104 1.44 5.41 1.95 3.68
webbase-1M 8.00 5.65× 102 0.00 1.48 0.38 1.92
averageb 8.00 7.22× 105 2.16 5.63 2.56 4.81
a Boolean matrices
b Excludes boolean matrices
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Compression Ratio on the anti-FPC dataset
gzip -9
FPC 25
bzip -9
fzip
11.5
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16.7
13.9
Figure 7.1: We engineering a dataset to make the performance of FPC look bad compared to
other programs. Although unfair, this shows a type of pattern that FPC does not exploit and
other programs do. This problem exists because FPC only uses predictors for compression.
To illustrate this point we created an “anti-FPC” dataset (Figure 7.1).
gzip performs quite well too. We have a general understanding of how gzip works. We
suspect the reason for the good performance is the large memory space and being able to look
up previously occurring 8-byte values.
Our focus on using repeated values is reinforced by looking at the number of unique values.
If only the unique values were stored the average compression would be 2.16 bytes per element.
This can not be used by itself since this ignores the indexing required to access these values,
but this gives an estimate of the possible compression size.
7.2 Floating-Point Value Analysis
Continuing the analysis from the beginning of this chapter, Figure 7.2 shows an analysis
of the repeating values in each of the datasets used for testing. Several characteristics of this
analysis suggest that compressing repeating values will perform well. For example, in more
than half of the datasets at least 80% of the values repeat.
Another pattern exists among the prefixes of the values. To understand why, look at the
floating point data structure. Double-precision floating-point values have 3 parts: a sign bit,
11 exponent bits and 52 fraction bits. Values close to each other in the dataset often share the
same sign. (Some datasets only contain positive numbers.) Likewise, close values often share
the most significant bits of the exponent. In fact, the bits in floating-point values already exist
in most likely shared to least likely shared sorted order: {sign bit, most significant exponent
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Figure 7.2: The above figure shows the distribution of repeats in each dataset. Each shade
represents a different number of repeats. For instance: :> 512, :16, :2, :1(no repeats).
bits, least significant exponent bits, most significant fraction bits, least significant fraction bits}.
We gauge the strength of the pattern in a particular dataset by looking at how many prefix
bits the adjacent values share. Figure 7.3 describes this analysis. From this figure, we see that
the first byte or so often repeats. However, there usually exists a rapid decline in shared bits
after this point.
Datasets might also have repeating patterns of values. For example, the sequence 1.0, 2.0,
3.0, 1.0, 2.0, 3.0 has an obvious pattern. One can use the Burrows Wheeler Transform [Burrows
and Wheeler (1994)] (BWT) to analyze these patterns. Figure 7.4 describes this algorithm
some, however, many other sources describe this algorithm in more detail, for example Burrows
and Wheeler (1994); Saloman and Motta (2010). Figure 7.5 analyzes the number of repeats
that appear after the Burrow-Wheeler Transform. As the figure shows, BWT reveals patterns
in about half of the matrices, but these are also the matrices with a lot of repeats to begin
with.
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pdb1HYS
consph
cant
pwtk
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mc2depi
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number of bits matching previous value
Figure 7.3: The above figure represents local prefix prediction. The figure shows the density
function of 2 adjacent values sharing at least x number of prefix bits. All of the data sets start
at (0, 100%). The curves end at the percent of values that are identical to their previous value
for that dataset.
ABCDEABCDEABC$
$ABCDEABCDEABC
C$ABCDEABCDEAB
BC$ABCDEABCDEA
ABC$ABCDEABCDE
EABC$ABCDEABCD
DEABC$ABCDEABC
CDEABC$ABCDEAB
BCDEABC$ABCDEA
ABCDEABC$ABCDE
EABCDEABC$ABCD
DEABCDEABC$ABC
CDEABCDEABC$AB
BCDEABCDEABC$A
(a) Step1: Generate every
cyclic rotation of the original
sequence (the first row).
ABCDEABCDEABC$
ABCDEABC$ABCDE
ABC$ABCDEABCDE
BCDEABCDEABC$A
BCDEABC$ABCDEA
BC$ABCDEABCDEA
CDEABCDEABC$AB
CDEABC$ABCDEAB
C$ABCDEABCDEAB
DEABCDEABC$ABC
DEABC$ABCDEABC
EABCDEABC$ABCD
EABC$ABCDEABCD
$ABCDEABCDEABC
(b) Step2: Sort the rotations.
Then the last element in each
new row creates the trans-
formed sequence.
$EEAAABBBCCDDC
(c) Step3: This transformed
sequence often has consecutive
repeats. (This example does.)
Figure 7.4: Above shows the Burrows-Wheeler Transform and subsequent compression. Steps
1 and 2 show the brute force calculation of BWT.
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Figure 7.5: Pattern analysis using the Burrows-Wheeler Transform. Each shade represents the
number of consecutive repeats in a repeating sequence. represents sequences longer than 9.
represents sequences of length 5. represents sequences equal to 1 (non-repeating).
64
7.3 Our Approach
Since BWT does not provide great compression, depends on the traversal of the matrix and
is not hardware amenable, we designed fzip to only use prefix and repeat compression.
7.3.1 Prefix Compression
fzip uses arithmetic encoding followed by Huffman encoding to encode common prefixes.
To begin with, fzip creates a large tree to represent all the values in the array. Figure 7.6a
shows an example tree for a small dataset. The tree follows the following rules: each node has
up to two children. Each edge represents a 1 bit or a 0 bit. Each node in the tree represents a
prefix. The root node represents “” or no prefix. Each node also has a weight, which represents
the number of values with the prefix the node represents. So, the weight of the root node
equals the total number of values. The left (or 0 bit) child of the root represents the prefix
“0”. Its weight represents the number of values that start with “0” (all non-negative values).
Likewise, the right child of the root represents the prefix “1” and its weight is the number of
values starting with 1 (all the negative values).
Several properties appear. First, the sum of all the weights of the nodes in any level equals
nnz, where nnz is the total number of values. Moreover, the weight of any set of nodes that
partitions the root node from the 65th level (and does not contain more nodes than necessary
to create the partition) equals nnz.
Second, the tree is unbalanced (in our case this is good). Put another way, the datasets
contain an unequal number of positive and negative numbers, also any “normal” dataset would
not have an exponential distribution from 2−12 to 212 in such a way to make the rest of the
tree balanced.
Tree creation starts with the root node, which has a starting weight of 0. To create the
rest of the tree, add each value to the tree in the following way: Create a pointer to a “current
node” c and initiate c to the root node. Increment the weight of c (the root node). Then, with
the most significant bit (the sign bit) of the floating point value, update c by following the
edge that matches this bit. If this edge does not exist create the edge and corresponding node.
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(a) Each node in the above tree represents every prefix that occurs in the dataset.
0 0 1 0 1 1 1 0
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100.0:
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Encoded Not Encoded
(b) The above sorted list of values gives a second visual representation of how the partition grows.
Figure 7.6: The above 2 figures show the first 8 partition cuts for prefix compression for the
example dataset {0.1, 1.0, 3.0, 5.0, 3.0, 100.0, 4.0, 2.0}. For simplicity half-precision (16-bit)
encoding is used.
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Then, increment the weight of the new c. This repeats until you reach the 64th bit. Then, the
next value gets added to the tree. This continues until the last value gets added to the tree.
fzip calculates the prefix codes by creating a partition in the tree. To start, fzip creates a
partition with only the root node. Using a greedy algorithm fzip includes the node with the
largest weight that is a child of the partition. This repeats until a predetermined number of
edges become cut by the partition. Using a list of prefix, prefix code pairs we can represent
the encoding scheme of the first 8 partitions of the example in Figure 7.6:
1. (0,)
2. (00,0), (01,1)
3. (00,0), (010,1)
4. (00,00), (0100,01), (0101,10)
5. (00,00), (01000,01), (0101,10)
6. (00,00), (010000,01), (010001,10), (0101,11)
7. (00,000), (0100000,001), (0100001,010), (010001,011), (0101,100)
8. (001,000), (0100000,001), (0100001,010), (010001,011), (0101,100)
Each added node improves the compression because of the following observation: Let the
last added node equal A. The number of bits in the uncompressed (not-encoded) stream
decreases by weight(A). However, the code lengths have to increase because the partition cut-
size (k) increases. The code lengths equal log2(k). So the increase in the code length equals
log2(k + 1) − log2(k) or 1k by using derivatives. So the codes stream will increase by nnzk ,
where nnz equals to number of values in the data set. If you choose A to maximize weight(A)
(the greedy algorithm) then weight(A) > average weight of children to the partition = nnzk .
Therefore, the total size of the prefix compression, excluding overhead, keeps improving as the
partition increases.
But, what if a value occurs often? Say the value 1.0 occurs 10% of the time? Ideally you
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should encode 1.0 as 4 bits (log2 10 rounded up), but if we continue to grow the partition beyond
cutting 16 edges 1.0 would encode as more than 4 bits. Our solution freezes the codes once a
node from the last (65th) level becomes included in the partition. This allows fzip to continue
to improve prefix compression by growing the partition and also encode common values with
shorter codes. This change makes the encoding to variable-length arithmetic encoding.
Of course, the overhead to store all of the codes exists. Currently, a 16 byte record describes
each code. Each record stores the prefix, the prefix length and the code length. To balance
the benefit of prefix encoding with its overhead and ease of creating the hardware decoder, we
limit the overhead to 256 records.
7.3.2 Repeated Value Extension
Prefix compression does not compress all of the repeated values. So, fzip extends prefix
compression to specifically include commonly repeated values. Again, explaining why repeated
values compress well: All of the datasets have less than 12 million values. An index of 24 bits
can address the entire dataset. Even if a value repeats only once (occurs twice) there still exists
an advantage to store the repeated values in a repeated value array and store the indexes into
this array instead of the original values. In the previous example 24 + 24 + 64 < 64 + 64 (2
indices plus the value in the array equals less than storing 2 values).
To encode these repeats, we add a special code to the set of prefix codes. We limit the
number of repeats to 8192, so when this code is encountered 13 bits will be on the argument
stream indicating the address of the common value.
7.4 The fzip Decoder
Like the SMC decoder from Section 6.4 in the previous chapter, the fzip hardware decoder
relies on lookup tables to decode the two streams (see Figure 7.8). First the dictionary is loaded
onto a large 512 value lookup table (LUT). Then, the code stream is streamed to the variable
length decoder. Simultaneously, argument stream streams the not-encoded least significant
bits (or addresses to the shared memory) to the bare variable length decoder. Then, the most
significant bits (from the code stream) and least significant bits (from the argument stream)
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Figure 7.8: The hardware design of the fzip decoder.
are combined and sent to the output. (Or, if the value is one of the 8,192 most common values,
the value retrieved from the shared memory is sent to the output.)
We do not have the exact area and performance of this decoder because we only designed
a decoder that combined the index and floating point decoding. However, the variable length
decoder uses 325 LUTs, 124 registers and 1 block RAM. The bare variable length decoder uses
957 LUTs and 146 registers. The combined decoder has a top frequency of 150 Mhz after place
and route using xst.
7.5 Results
We present fzip’s results in Figure 7.7. As seen, fzip does not perform quite as well as its
competitors. However, fzip is very limited in what it uses for memory space when decompress-
ing. Increasing the common values space from 64KB to an ‘unlimited’ space and increasing
the number of prefix codes does increase the compression ratio, but this no longer makes it
possible to create a hardware decoder. As the next chapter shows, even creating an efficient
64KB shared memory on an FPGA is not a trivial task.
Figure 7.9 shows the effect of floating point compression on the SpMV performance of our
implementation. As seen, higher compression ratios generally results in better performance.
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CHAPTER 8. MULTI-PORT RAM
The repeated values array requires a large amount of space. To efficiently store this array
on the FPGA, we created a shared memory. It is a component in the larger design for a
sparse matrix vector multiplier. Specifically it allows the decoder to access more memory space
without going off chip. The component allows each PE to access a table that is 16 times larger
than if it was stored inside each PE. Multi-port RAMs have been designed before, but none
achieve our desired performance. This work was first presented in Townsend et al. (2015a).
8.1 Related Work
FPGAs have RAM blocks for designs that require large amounts of memory space. Four
strategies exist for creating multi-port memory with RAM blocks: multi-pumping, replication,
Live Value Table, and banking.
Multi-pumping, seen in Manjikian (2003); Canis et al. (2013); Yantir et al. (2013), cannot
support our desired clock frequency. Replication, seen in Fort et al. (2006); Moussali et al.
(2007); Yiannacouras et al. (2006), and Live Value Table, seen in LaForest and Steffan (2010);
Anjam et al. (2010); Abdelhadi and Lemieux (2014), store excessive redundant information in
RAM blocks. This leaves Banking, seen in Moscola et al. (2010); Saghir and Naous (2007);
Saghir et al. (2006), which can scale to 16 or more ports.
A straight forward way to create this memory would use full-connected interconnect net-
works (Figure 8.1). Unfortunately, as the size of a fully-connected interconnect network grows,
the more space the FIFOs and multiplexers require. A 8-to-1 multiplexer requires approxi-
mately twice the number of resources of a 4-to-1 multiplexer. This means the area the multi-
plexers require grows by around N2. The number of FIFOs grows by N2 as well.
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Figure 8.1: The fully-connected interconnect network.
8.2 Omega Multi-port Memory
The Omega multi-port memory (Figure 8.2) has hardware structures designed for scaling.
Instead of using fully connected interconnect networks, area efficient multi-stage interconnect
networks (MIN) route signals to and from the memory banks. In addition, this memory uses
N linked list FIFOs to buffer incoming requests, instead of N2 FIFOs. These two structures
pair well, because they both save logic resources. However, both share a common restriction;
neither structure can simultaneously send multiple buffered messages, from the same port, to
different banks.
The Omega memory has several subcomponents: first, the memory banks for storing the
data, second, Omega networks for routing between the ports and banks, third, linked list FIFOs
to buffer requests to banks, fourth, reorder queues to reorder read responses.
8.2.1 Memory Banks
For any banking approach, a memory with N ports requires at least N RAM blocks. Each
RAM block holds a unique segment of the total memory space. We have multiple options to
decide how to segment the memory space. The simplest option assigns the first N th of the
address space to Bank0, the next N th to Bank1, and so on. However, this approach can easily
cause bottlenecks. For example, assume all the processing elements start to read from a low
address located in Bank0 and continue to sequentially increment the read addresses. All the
requests would route to Bank0, necessitating multiple stalls. The interleaving memory address
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Figure 8.2: In the Omega multi-port memory all the buffering occurs in the linked list FIFOs.
The use of multi-stage interconnect networks, in this case Omega networks, helps reduce the
area of the design.
space that our design uses decreases the chance these specific types of bottlenecks occur.
8.2.2 Omega Network
An Omega network consists of columns of Banyan switches [Wu and Feng (1980); Lawrie
(1975)]. A Banyan switch synthesizes to two multiplexers. In the on state, the switch crosses
data over to the opposite output port. As an illustrative example, the second column in
Figure 8.3 only contains switches in the on state. In the off state, the switch passes data
straight to the corresponding output port. The first and last columns in Figure 8.3 only
contain switches in the off state.
The Omega network has features that make it attractive in a multi-port memory design. If
we switch whole columns of Banyan switches on or off, we can easily determine where signals
route by XORing the starting port index with the bits controlling the columns. For example,
in Figure 8.3, the control bits equal 0102 or 2 and input port 2 (0102) routes to output port 0.
Not coincidentally, the same configuration routes in reverse. Input port 0 routes to output port
2 and input port 2 routes to output port 0. This means the design can use identical control
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Figure 8.3: An 8-by-8 Omega network. We turn columns on or off to rotate between different
routing configurations.
bits for both the receiving and sending Omega networks.
In the Omega multi-port memory design, the control for this network increments every
clock cycle. As an example, input port 5 would connect to output port 5, then port 4, 7, 6,
1, etc., until it cycles around again. This means each input connects to each output an equal
number of times.
8.2.3 The Linked List FIFO
The partnering hardware structure, the linked list FIFO (Figure 8.4), contains several
internal FIFOs with no predefined space in a single RAM. Similar to a software linked list,
there exists a free pointer that points to the beginning of the free space linked list. Other
variants of hardware linked list FIFOs exist [Bell et al. (2008); Nikologiannis et al. (2004)].
Due to the linking pointers, the size of the RAM now needs O(N logN) space to store N
elements. However logN grows slowly. For example, data stored in a 64-bit wide by 1024 deep
RAM would need an additional 11-bit wide by 1024 deep RAM for the linking pointers. An
illustrative example of the linked list FIFO is shown in in Figure 8.4, which uses a 12 deep
RAM and 3 FIFOs.
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Figure 8.4: A linked list FIFO during 3 clock cycles of operation
In the initial state (Figure 8.4a), the red and blue FIFOs have no messages. The green FIFO
has 4 messages. However, every FIFO reserves one space for the next incoming value. This
limits the total available space in the linked list FIFO to TOTAL DEPTH−FIFO COUNT .
On the first clock cycle (Figure 8.4b), the linked list FIFO receives a push containing a
green message. The new green message gets stored in the reserved space at the tail of the green
linked list. The free linked list pops one space. That space gets pushed on to the green linked
list.
On the second clock cycle (Figure 8.4c), the linked list FIFO receives a pop for a green
message. A green message gets popped from the head of the green linked list. The newly freed
space gets pushed on to the free linked list.
On the third clock cycle (Figure 8.4d), the linked list receives a pop for a green message
and a push for a red message. In this case, the space that the green message was popped from
gets pushed onto the red linked list. The free space linked list stays the same.
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Figure 8.5: Reorder queue example.
8.2.4 Reorder Queue
The buffering in this design ensures relatively high throughput, however, this buffering
causes a problem for the memory, as read responses from different banks from the same port
may come back out of order. Although out of order reads do not always cause an issue, to
alleviate this issue we add reorder queues to the design.
A reorder queue behaves similarly to a FIFO. However, some of the values in between the
head and tail pointer exist “in flight” and not at the reorder queue memory. The reorder queue
keeps track of the presence of messages with a bit array (a 1-bit wide RAM).
Figure 8.5 shows an example with 5 clock cycles of operation. In the initial state (Fig-
ure 8.5a), the reorder queue has one present message and one in flight message.
On the first clock cycle (Figure 8.5b), the present message at the head gets popped from
the queue. A new message increments the tail, but the message remains in flight until it arrives
at the reorder queue.
On the second clock cycle (Figure 8.5c), a new message arrives at the reorder queue, however,
it does not arrive at the head of the queue so no message can get popped.
On the third clock cycle (Figure 8.5d), a message arrives at the head of the reorder queue.
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On the fourth clock cycle (Figure 8.5e), this message at the head of the reorder queue gets
popped. If the reorder queue did not exist, the message that appeared on clock cycle 2 would
have reached the output first even though it was sent later.
On the fifth clock cycle (Figure 8.5f), a message arrives.
8.3 Evaluation
We limit linked list FIFOs and reorder queues to a depth of 64. We used the ModelSim logic
simulator to evaluate the performance of each configuration. The testbench used for evaluation
consists of four benchmarks. Each benchmark tests the read performance of sequential, random,
congested, or segregated memory access patterns.
We calculate the throughput of a given benchmark by measuring the ratio of read requests
to potential read requests. If no stalls occur, the throughput equals 100%. We calculate the
latency by measuring the number of clock cycles between the last read request and the last
read response.
8.4 Results
We present the results of the Omega memory in Table 8.1 and include results from a Fully-
connected memory as a comparison.
8.4.1 Varying the Number of Ports
In terms of area, Figure 8.6 shows the effect on FPGA logic resources due to varying the
number of ports. As expected, the Fully-connected memory consumes resources at a rate of ap-
proximately O(N2). The Omega memory consumes resources at a slower rate of approximately
O(NlogN). At 8 ports, the Fully-connected memory consumes 50% more resources than the
Omega memory.
In terms of performance, Figure 8.7 shows that increasing the number of ports decreases
throughput, and Table 8.1 shows increasing the number of ports increases latency. As expected,
throughput decreases a little faster for the Omega memory. The latency grows almost linearly
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Table 8.1: Analysis of the Omega multi-port memory design.
Ports 4 8 16 32
Memory Space 16KB 32KB 64KB 128KB
Fully-connected Multi-port Memory
Resource
Utilization
Virtex 7
V2000T2
Registers 4K 14K 50K 190K
LUTs 5.7K 18K 61K 241K
BlockRAM 4 8 16 32
Clock frequency 345Mhz 313Mhz 256Mhz 273Mhz
Sequential Throughput 100% 100% 100% 100%
Latency 1 16 20 36 64
Random Throughput 97% 93% 88% 72%
Latency 1 66 65 85 97
Congested Throughput 25% 13% 6% 3%
Latency 1 105 230 490 1034
Segregated Throughput 100% 100% 100% 100%
Latency 1 16 24 34 63
Omega Multi-port Memory
Resource
Utilization
Virtex 7
V2000T2
Registers 3K 9K 22K 53K
LUTs 5K 11K 24K 53K
BlockRAM 4 8 16 32
Clock frequency 258Mhz 257Mhz 260Mhz 262Mhz
Sequential Throughput 100% 100% 100% 100%
Latency 1 17 25 37 56
Random Throughput 94% 83% 68% 52%
Latency 1 72 110 131 193
Congested Throughput 25% 13% 6% 3%
Latency 1 250 462 786 1046
Segregated Throughput 25% 13% 6% 3%
Latency 1 247 461 756 1043
1 This measures the number of clock cycles between the end of the benchmark
and when the last response of the last request gets received. In the worst
case scenario several FIFOs queue data that has to wait for access to the
same bank.
2 This particular chip has 2.4M registers, 1.2M LUTs and 1.3K RAM blocks.
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Figure 8.6: The effect of varying the number of ports on FPGA resource utilization (area). The
Fully-connected memory grows by approximately N2 and the Omega memory grows almost
linearly.
with the number of ports, because of the round robin contention resolution scheme. On average
it takes N2 clock cycles to start processing the first memory request.
8.4.2 Varying the Buffer Depth
Increasing the buffer depth, i.e. the reorder queue depth and the linked list FIFO depth,
increases the throughput of the memories. Figure 8.8 shows that the throughput increases by
around O(1 − (p−1p )N ), where p equals the number of ports and N equals the buffer depth.
1 − (p−1p )N equals the probability that at least one of the last N memory requests requested
data on bank0 (or any specific bank). This approximately equals the probability that the next
FIFO in the round robin has at least one message.
Increasing the buffer depth increases the latency. The buffers fill up over time as they
attempt to prevent the memory from stalling. Full buffers means latency increases by the
depth of the buffer. So in benchmarks with contention, the latency increases linearly with the
buffer depth.
Increasing the buffer depth increases FPGA utilization. The increase in buffer depth affects
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the Omega memory more, since the Fully-connected memory does not have linked list FIFOs.
If we use RAM blocks for buffers, any depth less than 512 results in using approximately the
same number of resources. But, if buffers consist entirely of distributed RAMs (LUT resources),
FPGA utilization increases linearly with the buffer depth.
8.4.3 Varying the Data Bit Width
Data width only effects resource utilization. As Figure 8.9 shows, FPGA utilization scales
linearly with the data bit width. However, bit width does effect throughput when measur-
ing by bytes per second instead of by percentage. The bytes per second measurement equals
PERCENT THROUGHPUT×PORT COUNT×BIT WIDTH×CLOCK FREQUENCY .
For example, the throughput on the random benchmark of the Omega memory with 16 ports
is 35 GB/s.
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CHAPTER 9. HIGH LEVEL DESIGN
This chapter is about creating an implementation using the subcomponents mentioned in
the previous chapters. The rest of the chapter is organized as follows. In Section 9.1, we will
look at the system design (everything higher than a single processing element). In Section 9.2,
we will look at our processing element design. In Section 9.3, we will look at the file format.
In Section 9.4, we will look at how to deal with memory latency. Finally, in Section 9.5, we
look at the results achieved from the implementation.
9.1 System Design
Because each processing element acts independently during the SpMV computation, it is
fairly easy to come up with a high level organization. Since Systolic arrays work well on
FPGAs [Johnson et al. (1993)], we will use a simple 1-D systolic array for communication (See
Figure 9.1). The high amount of computation each instruction means the O(p) time to send
instructions is negligible. In addition to the systolic array, each PE connects to the shared
memory and external memory. We choose to put 16 PEs on each FPGA, because the Convey
HC-2ex platform has 16 virtual ports (8, 300Mhz ports multiplexed into 16 150Mhz virtual
ports) on each FPGA and we can fit 16 PEs on each FPGA.
9.2 Processor Design
One way to describe our processing element is that it is a very small instruction set processor
for SpMV. However, the instructions are mostly for organization of the hardware not execution
like in other work [Good and Benaissa (2006)]. The instructions are 64 bits wide and consist of
4 parts: a 4-bit opcode, a 5-bit PE ID, a 4-bit first argument, and a 51-bit second argument.
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Figure 9.1: The processing element are arranged in a simple 1-D systolic array.
Table 9.1: The opcodes for the SpMV processor.
opcode name arg1 arg2 description
0000 NOP N/A N/A
This is the default signal sent
to the PEs.
0001 RESET N/A N/A
This reset eliminates the need
for a separate reset signal to
be routed to all the PEs.
0010 WRITE
register ad-
dress
data
This loads data into the spec-
ified register.
0011 LOAD DELTA CODES N/A N/A
This loads the delta codes into
the corresponding lookup ta-
ble in the decoder.
0100 LOAD PREFIX CODES N/A N/A
This loads the prefix codes
into the corresponding lookup
table in the decoder.
0101 LOAD COMMON VALUES N/A N/A
This loads the 8,192 most
common values into the
shared memory.
0110 EXECUTE SPMV N/A N/A
This instructs the PE(s) to
perform the SpMV operation.
0111 READ
register ad-
dress
N/A
This instructs the PE to re-
turn the data on the specified
register.
1000 RETURN
register ad-
dress
data
This is sent from the PE af-
ter the READ instruction is
received.
1001-
1111
RESERVED N/A N/A N/A
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The opcodes described in Table 9.1.
There are 14, 48-bit registers on each processing element. The function of each regis-
ter is described in Table 9.2. All of these registers serve a purpose during the main stage
(SPMV EXECUTE). Registers 4, 5, 8 and 9 also have a function in the other stages (LOAD -
DELTA CODES, LOAD PREFIX CODES, and LOAD COMMON VALUES).
In addition to debugging, the debug registers can give a better understanding of the bot-
tlenecks during the SpMV operation.
9.3 File format
We looked at previous file formats like gzip [Deutsch (1996)] to help create a new file format.
We start with a 256-byte header. This header has reserved values for future versions, pointers
to the sections of the file, and other values about the matrix or the compressed streams. Each
value in the header is 8-bytes. The specification of each value is described in Table 9.3.
There are three constant length sections after the header. First, the codes for the sparse
pattern matrix decompression. Second, the codes for the fzip decompression. Third, the
common floating point values (also for fzip decompression). These sections will take a small
fraction of the total file space for large matrices. For this reason, we choose not to try to
compress these sections further and just leave them as simple as possible.
Four data streams follow after all the decoding information: the code and argument stream
for the indices and the code and argument streams for the floating point values. These streams
have a variable bit length, but there exists extra buffer bits to get to a 8 byte boundary. To
make the design of the decoders easier there is at least 8 bytes of empty space on each stream.
For the fzip argument stream, there is at least 48 bytes of empty space, again, to make the
decoder design easier.
9.4 Memory Latency
Dealing with memory latency is not trivial. The difficulty lies in the fact we are reading 4
streams at different rates. Our platform has a 700 clock cycle external memory latency. We
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Table 9.2: The registers in each SpMV processing element.
Register Name Description
0 y vector address The address to store the next y value.
1 ending y vector address The one over last address of the last y value.
2 x vector address The static address of the x vector.
3 nnz MAC count down
Starts at nnz - 1 and decreases by one for each
value that enter the MAC.
4 index opcodes address
The address of the next 8 byte chunk to request
from the index opcodes stream. (Also used for
storing the current external memory address for
loading in codes or common floating point val-
ues.)
5 index argument address
The address of the next 8 byte chunk to request
from the index argument stream. (Also used
for storing the current internal memory index
for loading in codes or common floating point
values.)
6 fzip opcodes address
The address of the next 8 byte chunk to request
from the fzip opcodes stream.
7 fzip argument address
The address of the next 8 byte chunk to request
from the fzip argument streams.
8 ending index opcodes address
The one over last address of the space allocated
to the index opcodes stream. (Also used for stor-
ing the one over last external memory address
for loading in codes or common floating point
values.)
9 ending index argument address
The one over last address of the space allocated
to the index arguments stream. (Also used for
storing the one over last internal memory index
for loading in codes or common floating point
values.)
10 ending fzip opcodes address
The one over last address of the space allocated
to the fzip opcodes stream.
11 ending fzip arguments address
The one over last address of the space allocated
to the fzip arguments stream.
12 nnz index count down
Starts at nnz - 1 and decreases by one for each
index pair that exits the decoder.
13 nnz fzip count down
Starts at nnz - 1 and decreases by one for each
floating point value that exits the decoder.
14-15 reserved Used for debugging.
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Table 9.3: The header for our sparse matrix compression file format.
Number Field Description
0 RESERVED
1 width The width of the matrix.
2 height The height of the matrix.
3 nnz
Number of non-zero values in the
matrix.
4 spmCodeSTreamBitLength
Number of bits in the sparse pattern
code stream.
5 spmArgumentStreamBitLength
Number of bit in the sparse pattern
argument stream.
6 fzipCodeStreamBitLength
Number of bits in the fzip (floating
point) code stream.
7 fzipArgumentStreamBitLength
Number of bits in the fzip (floating
point) argument stream.
8-15 RESERVED
16 spmCodesPtr
Offset from the start of the file to
the start of the delta codes (will al-
ways be 256).
17 fzipCodesPtr
offset from the start of the file to the
start of the fzip codes (will always
be 4352).
18 commonDoublesPtr
Offset from the start of the file
to the start of the 8,192 common
floating point values (will always be
12544).
19 spmCodeStreamPtr
Offset from the start of the file to
the start of the sparse pattern ma-
trix code stream.
20 spmArgumentStreamPtr
Offset from the start of the file to
the start of the sparse pattern ma-
trix argument stream.
21 fzipCodeStreamPtr
Offset from the start of the file to
the start of the fzip code stream.
22 fzipArgumentStream Ptr
Offset from the start of the file
to the start of the fzip argument
stream.
23 size The total number of bytes in the file.
24-31 RESERVED
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Figure 9.2: Memory request arbitration.
created a general approach to achieve high throughput under these conditions.
The hardware consists of 3 parts (see Figure 9.2). First, 4 FIFOs buffer the memory
responses of the 4 different streams. Second, an ‘in-flight-tracker’ keeps track of the number of
requests to ensure the FIFOs never overflow or have to stall the memory. Third, the request
logic determines which (if any) stream should be read from on the current clock cycle.
We use a round robin for request arbitration. We use an in-flight-tracker to ensure that the
receiving FIFOs will never overflow or stall the memory. If the tracker indicates that the limit
of in-flight requests has been reached the request arbiter switches to the next stream.
9.5 Results
R3, our previous work, achieved up to 13.6 GFLOPS and an average performance of 7.6
GFLOPS. In this work we were able to achieve up to 16.3 GFLOPS and achieve an average
performance of 11.9 GFLOPS.
In terms of area about half of the Xilinx Virtex-6 LX760 FPGA is utilized. The uses 255K
out of 948K registers, 224K out of 474K LUTs, 515 out of 720 RAM blocks, and 112 out of 864
DSPs (multiplier blocks).
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Figure 9.3: The performance of small matrices on CPUs, GPUs and FPGAs. All matrices in
this set have less than 12 million nonzero values.
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Figure 9.4: The performance of medium matrices of CPUs, GPUs and FPGAs. All matrices
in this set have less than 66 million values.
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Figure 9.5: The performance of large matrices on our FPGA implementation. All matrices in
this set have between 900 Million and 2 billion nonzero values.
We compared against the results in Davis and Chung (2012). Davis and Chung (2012)
compared the performance of ×2 Intel Xeon E5-2665 to an Nvidia GTX680. In our first set of
matrices we used the set from Bell and Garland (2008). The results are in Figure 9.3. From
the results, our implementation performs the best on 7 of the 13 matrices. However, these
results do not tell a complete story. First of all the CPU and GPU are from 2012, however
the Xilinx Virtex-6 LX760 is even older. Second, the FPGA platform is easily more expensive
than the CPU or GPU platform. Because of the small size of these matrices, we do not expect
to compare favorably to CPUs or GPUs. For many of these matrices the entire matrix and x
vector can fit on CPU cache. This gives CPUs a considerable advantage.
However, we also used the widest matrices used in Davis and Chung (2012). These results
are in Figure 9.4. With these matrices CPUs perform much worse, because the x vector no
longer fits in cache. However, GPUs still preform well. This brings us to our third set dataset
used.
Our third dataset consists of the 4 largest matrices in the Florida Sparse Matrix Collection
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[Davis and Hu (2011)]. The results for our implementation are in Figure 9.5. These matrices
have over 900 million values, which makes them unable to run or run poorly on current GPUs.
Currently, the largest GPU currently has 12GB of on board RAM. A matrix with 1 billion
values requires at least 12GB to be stored in CSR format. But, GPUs need to use ELLPACK
format, which uses even more space, to achieve good performance. The Convey HC-2ex has
64GB of on-board RAM, which enables us to compute these matrices. In addition, we compress
matrices making it possible to compute matrices that would otherwise not fit in coprocessor
RAM.
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CHAPTER 10. CONCLUSIONS
Achieving high performance SpMV on FPGAs requires optimizing several different prob-
lems. However, we believe SpMV is an important computation and that FPGAs can outperform
CPUs and GPUs in certain situations. As mentioned SpMV with large matrices (> 1 billion
values) perform poorly on CPUs because of cache issues and do not fit in the RAM memory of
GPU cards. These large matrix applications is where we expect FPGA platforms will be used
for SpMV calculations.
10.1 Future Work
There are many different avenues for future work and places where this work can be used.
The compression ideas presented in this dissertation can be ported to CPUs and may improve
performance for very large matrices where external memory bandwidth is an issue (verses
matrices that can fit on the 30MB caches CPUs now have). The Convey HC-2ex is dated and
porting this code to newer FPGA platforms with more memory bandwidth would allow this
work to continue to evolve.
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